arm

Interconnect Research at Arm

Pavel Shamis (Pasha) Principal Research Engineer

> Mvapich User Group Meeting 2020

© 2020 Arm Limited (or its affiliates)

A Continuous Partnership Model

Arm develops technology that is licensed to semiconductor companies.

Arm receives an upfront license fee and a royalty on every chip that contains its technology.



Business Development

The Architects of Global Possibilities

- The global leader in the development of licensable technology
- R&D outsourcing for semiconductor companies

Focused on freedom and flexibility to innovate

- Technology reused across multiple applications

With a partnership based culture & business model

- Licensees take advantage of learnings from a uniquely collaborative ecosystem

1,690+

licenses, growing by 100+ every year

-0-

500 licensees

Industry leaders and high-growth start-ups; chip companies and OEMs

155+bn

Arm-based chips shipped to-date

25+bn

Arm-based chips shipped in 2019



My personal "MPI" retrospective at Arm



My first MPI development platform at Arm, 2016







Fujitsu's Fugaku: Fastest Supercomputer in the World

Top place in 4 categories:Top500@ 416 Pflop/sHPCG@ 13.4 Pflop/sHPL-AI@ 1.42 Eflop/sGraph 500@ 70980 GTEPS





____No. 1 _____

among the World's TOP500 Supercomputers

with 415.53 Pflop/s Linpack Performance in the 55° TOP500 List published at the ISC 2020 Digital Conference on June 22nd, 2020.

Congratulations from the TOP500 Editors

ich Dorlan. Jack Dongarra Frich Strohmaier

University of Tennesse

NERSC/Reckeley 1 al

Much aluce Nort Horst Simon

NERSC/Berkeley Lal

Martin Meuer Prometeus

8 © 2020 Arm Limited (or its affiliates)

Arm Neoverse Momentum in Servers & HPC



CIM Breaking Band: A Breakdown of High-performance Commination on Arm



Zambre, R., Grodowitz, M., Chandramowlishwaran, A. and Shamis, P., 2019, August. Breaking Band: A Breakdown of High-performance Communication. In *Proceedings of the 48th International Conference on Parallel Processing*

The "Breaking" part of the paper ...



11



Latency – Getting to the Bottom of It

Node 1 TX2-based Server	Lecroy PCle Analyzer	Mellanox ConnectX-4	Mellanox InfiniBand Network (Switch + Wire)	_	Mellanox ConnectX-4		Node 2 2-based Server
Link Tra 8.0 TLP 4143180 ₩ x16 3645 Mem		questerID Tag Address 000:00:0 0 00000040:00026A00	1st BE Last BE Data 1111 1111 16 dword	VCID s 0 F	Explicit ACK Packet #8268156		e Delta Time Stamp .000 ns 0001 . 429 405 854 2 s
Bet Mem		questerID Tag Address 000:00:0 0 00000040:00026B00	1st BELast BEData1111111116	VCID Is 0 F	ExplicitACK Packet #8268161		e Delta Time Stamp .000 ns 0001 . 429 406 118 2 s
Ret Mara	and the second descent of the second descent of the second descent descent descent descent descent descent des	questerID Tag Address 000:00:0 0 00000040:00026A00	1st BE Last BE Data 1111 1111 16 dword	VCID Is 0 F	Explicit ACK Packet #8268166		e Delta Time Stamp .000 ns 0001 . 429 406 378 2 s
[▼] Link Tra 8.0 TLP 4143187 R→ x16 3648 Mem		questerID Tag Address 000:00:0 0 00000040:00026B00	1st BE Last BE Data 1111 1111 16 dword	VCID Is 0 F	ExplicitACK Packet #8268169	and the second se	e Delta Time Stamp .000 ns 0001 . 429 406 695 2 s
R-Mara	and descent descent from a summer of the first state of the second state of the	questerID Tag Address 000:00:0 0 00000040:00026A00	1st BE Last BE Data 1111 1111 16 dword	VCID Is 0 F	Explicit ACK Packet #8268173	And a second s	e Delta Time Stamp .000 ns 0001 . 429 406 953 2 s
R-Marco		questerID Tag Address 000:00:0 0 00000040:00026B00	1st BE Last BE Data 1111 1111 16 dword	VCID Is 0 F	Explicit ACK Packet #8268179		e Delta Time Stamp .250 ns 0001 . 429 407 217 2 s
[*] Link Tra R→ 8.0 TLP Mem 4143196 ×16 3653		questerID Tag Address 000:00:0 0 00000040:00026A00	1st BE Last BE Data 1111 1111 16 dword	VCID Is 0 F	Explicit ACK Packet #8268189	Control and the second property of	e Delta Time Stamp .000 ns 0001 . 429 407 487 5 s
Rem Mem		questerID Tag Address 000:00:0 0 00000040:00026B00	1st BE Last BE Data 1111 1111 16 dword	VCID Is 0 F	Explicit ACK Packet #8268193		e Delta Time Stamp .000 ns 0001 . 429 407 822 5 s
Man		questerID Tag Address 000:00:0 0 00000040:00026A00	1st BE Last BE Data 1111 1111 16 dword	VCID Is 0 F	Explicit ACK Packet #8268198		e Delta Time Stamp .000 ns 0001 . 429 408 084 5 s
[▼] Link Tra 8.0 TLP 4143205 ×16 3658 Mem		questerID Tag Address 000:00:0 0 00000040:00026B00	1st BE Last BE Data 1111 1111 16 dword	VCID Is 0 F	Explicit ACK Packet #8268204		e Delta Time Stamp .000 ns 0001 . 429 408 348 5 s
Det Marr		questerID Tag Address 000:00:0 0 00000040:00026A00	1st BE Last BE Data 1111 1111 16 dword	VCID Is 0 F	Explicit ACK Packet #8268207	A SI	e Delta Time Stamp .000 ns 0001 . 429 408 667 5 s
R-t Mara		questerID Tag Address 000:00:0 0 00000040:00026B00	1st BE Last BE Data 1111 1111 16 dword	VCID	ExplicitACK Packet #8268209	Construction of the Owner of th	e Delta Time Stamp .000 ns 0001 . 429 408 931 5 s
[▼] Link Tra 8.0 TLP 4143210 R→ x16 3661 Mem	and the second	questerID Tag Address 000:00:0 0 00000040:00026A00	1st BE Last BE Data 1111 1111 16 dword	VCID Is 0 F	Explicit ACK Packet #8268215	A CONTRACTOR OF A CONTRACTOR O	e Delta Time Stamp .000 ns 0001 . 429 409 189 5 s

Send / Post Flow



Software/Hardware/Network Latency Breakdown



Key Contributions

- Our models explain observed performance within 5% margin error.
- Breakdown explain where, why, and how much time is spent providing key insights.
- Breakdown helps researches and developers guide their optimization efforts.

"When you can measure what you are speaking about, and express it in numbers, you know something about it" — Lord Kelvin

> Special thanks to Giri Chukkapalli, and Ham Prince from Marvell Technology Group, Yossi Itigin from Mellanox Technologies, and Pavan Balaji from Argonne National Laboratory



Using Arm Scalable Vector Extension to Optimize Open MPI

Zhong D, Shamis P, Cao Q, Bosilca G, Sumimoto S, Miura K, Dongarra J. Using Arm Scalable Vector Extension to Optimize OPEN MPI. In2020 20th IEEE/ACM International Symposium on Cluster, Cloud and Internet Computing (CCGRID) 2020

Scalable Vector Extensions



(a) SVE registers

(b) SVE predicate organization

Fig. 1: SVE architectural state - vector registers (Z0–Z31), predicate registers (P0–P15), the first-fault register (FFR) and exception-level specific control registers (ZCR_EL1–ZCR_EL3)



arr

MPI - Gather load example



The methodology of development and evaluation





arm

MPI Reduction with SVE on Fujitsu A64FX (pre-production)

- Our results demonstrate that with SVEenabled operation it is 4 × faster than element-wise operation.
- We also compare MPI operation performance together with memcpy() which indicates the peak memory bandwidth.
- For MPI reduction operation it needs 2loads + 1store + computation, for memcpy() it only needs 1load+1store.



MPI Scatter/Gather with SVE on Fujitsu A64FX (pre-production)

- Pack and unpack using gather/scatter feature with different vector length for non-contiguous buffer.
- The green and yellow line indicates the performance using vector length 256 bits and 512 bits respectively with our gather and scatter strategy.
- Compared to the blue line which is not using gather scatter feature. We can see that that optimized algorithm is 2 × faster.



Key Contributions

- ARMIE study
 - Reduced the instruction counts from 16% to 10X respectively depending on the vector instruction length.
 - From VL = 128 to VL = 2048 bits we decreased the instruction count from 50% to $30 \times$.
- Fujitsu's A64FX processor
 - Scatter/Gather pack and unpack 2 × faster using new SVE implementation
 - MPI Local reduce with VL = 512 SVE based reduction operation is $4 \times$ faster
- Our analysis and implementation of OPEN MPI optimization provides useful insights and guidelines on how Arm SVE vector ISA can be used in actual high-performance computing platforms and software to improve the efficiency of network stack

+ + + + + + + + + + + + + +

OPENSHMEM I/O Extensions for Fine-grained Access to Persistent Memory Storage

· · · · · · · · · · ·

Megan Grodowitz, Pavel Shamis, and Steve Poole SMC2020

+ + + + + + + + + + +



© 2020 Arm Limited (or its affiliates)

PGAS/OpenSHMEM as a Storage Programming Model



arm

Software & Hardware Stack Overview

Multiple innovations in OpenSHMEM/PGAS API

- Client-Server API
- Dynamic remotely attachable "spaces" API
- Multi-level persistency API



| OpenSHM | EM Client | | FSPACE Server | | | | | |
|------------------------|-------------------------|-----------|---------------|--------------------------------------|-----------|------------|--|--|
| SHMEM FSPACE Extension | OSSS Ope | enSHMEM | | FSPACE Server | | | | |
| Open U | СХ | | | Open UCX | | | | |
| | UCX Direct
Transport | UCX Verbs | UCX Direct | | UCX Verbs | DAX | | |
| Marvell ThunderX-2 | | Transport | Transport | Transport | PMEM | | | |
| Arm v8 | | Verbs | • | nansport | Verbs | (NVIDMM-N) | | |
| | Mellanox ConnectX | | | Mellanox BlueField SmartNIC (Arm v8) | | | | |
| InfiniBand Network | | | | | | | | |

.

arm

Graph-update Workflow Benchmark

- Platform
 - Mellanox Bluefield SmartNIC Storage server
 - ThunderX2 28 core Client
- Observations
 - Nearly linear scaling
 - I/O dominates the workload

POSIX File I/O on NFS degrades linearly as number of processes increase. All access in parallel to non-overlapping file regions. Read app (App1) also writes back after sort so performance degrades worse for App1 as expected.

Fspace File I/O over same network fabric shows only small performance degradation as number of processes increases.

Weak Scaling of Total Runtime for Graph Edge Decomposition



Key Contributions

- OpenSNAPI research software
- Multiple Innovations in OpenSHMEM/PGAS API
 - OSSS SHMEM functional implementation
- OpenSNAPI storage server
 - Implemented on Arm based Mellanox Bluefield
 - Implemented and evaluated with NVIDIMM-N (not emulation !)
- Open source: https://github.com/openucx/shmem-opensnapi
- More details announced at SMC-2020

Acknowledgments United States Department of Defense and Los Alamos National Laboratory for their continued support of this project.

Gilad Shainer and Wang Wong from Mellanox Technologies for providing us BlueField development platform and enabling NVDIMM support in BIOS.



| | n | \mathbf{n}^{+} | | | | | Thank You
Danke |
|--|---|------------------|--|--|--|--|--------------------|
| | | | | | | | Merci |
| | | | | | | | 谢谢 |
| | | | | | | | ありがとう |
| | | | | | | | Gracias |
| | | | | | | | Kiitos
감사합니다 |
| | | | | | | | धन्यवाद |
| | | | | | | | شکرًا |
| | | | | | | | ধন্যবাদ |
| | | | | | | | תודה |

© 2020 Arm Limited (or its affiliates)