#### ADVANCED INTERCONNECTS AND COMMUNICATION LIBRARIES IN THE NSE LEADERSHIP CLASS COMPUTING FACILITY

Dan Stanzione Executive Director Associate Vice President for Research MUG August 2022

#### **THANKS FOR INVITING ME BACK!**

First time back in Columbus since 2019

Pleased to continue what is now our \*17 year\* partnership with the MVAPICH team!



#### A QUICK TACC REMINDER

- We operate the Frontera, Stampede-2, Jetstream, and Chameleon systems for the National Science Foundation
- Longhorn and Lonestar-6 for our Texas academic and industry users.
- Altogether, ~20k servers, >1M CPU cores, 1l GPUs
- About seven billion core hours over several million jobs per year.











 08/25/202

### INTERCONNECT

- Mellanox HDR , Fat Tree topology
- <sup>1</sup> 8008 nodes = 88\*91 = 91 Compute Racks
- <sup>I</sup> Mellanox ASICS == 40 HDR ports. Chassis switches have 800 ports.
- <sup>I</sup> Each rack is divided in half, with it's own TOR switch:
  - 44 compute nodes at HDR-100 == 22 HDR ports
  - <sup>1</sup> 18 uplink 200Gb HDR ports, 3 lines (600Gb) to each of 6 core switches.
- <sup>1</sup> No oversubscription in higher layers of tree (11-9 in rack).
- No oversubscription to storage, DTN, service nodes (all connected to all 6 switches).
- 8500+ cards, 182 TOR switches, 6 core switches, 50 miles of cable.
- Good news: 8,008 compute nodes use only 3,276 fibers to connect to core.



#### YOU CAN'T USE AN INTERCONNECT WITHOUT A SOFTWARE STACK

- As always, Frontera is a place where we push and tune MVAPICH at new scales (more nodes, more cores, etc.)
- <sup>1</sup> The MVAPICH team did a lot of work in tuning MVAPICH for HDR, and for Frontera specifically.
  - <sup>I</sup> Some codes always improve dramatically from "out of the box" with MPI tuning.
- <sup>1</sup> We on the expertise of the team here for both tools and research into:
  - <sup>I</sup> runtime introspection,
  - <sup>I</sup> online monitoring,
  - recommendation generation,
  - <sup>a</sup> auto-tuning of MPI parameters



#### **MVAPICH IS ALWAYS HELPFUL!**

- QMCPACK far outperformed our estimates on Frontera.
  - Why?
    - Dominated by very small messages, in collectives.
    - MVAPICH TO THE RESCUE! MVAPICH on IB does substantially better in this scenario than Intel MPI on OPA
      - <sup>I</sup> Validated on older machines.
  - <sup>1</sup> This code is probably 50x faster with a sub-5us interconnect than on a higher latency network, for any large node count.



#### PHASE 2



## LEADERSHIP-CLASS COMPUTING FACILITY





#### INTERCONNECTS ARE ONLY GROWING IN IMPORTANCE

- Interconnects have \*always\* been critical for HPC.
  - Mostly latency, but also bandwidth.
- <sup>1</sup> The long time cloud rallying cry was "you don't need all that expensive interconnect bandwidth if it's not HPC".
- <sup>I</sup> Then AI came along. . .



#### INTERCONNECTS ARE ONLY GROWING IN IMPORTANCE – AI

#### Meta **Time Spent in Networking** 70% 57% 60% 50% 38% 40% 35% 30% 18% 20% 10% 0% M1 M2 M3 M4 Ranking requires high injection & bisection bandwidth M# = ML model #

TACC

**TEXAS** 

- Often, one network rail per GPU
- Both latency \*and\* bandwidth seems to matter.
- The need for good interconnect is even \*more\* important than in HPC.
- And AI is the 800lb gorilla to HPC's modest sized chimp.
- This is unleashing new investments in networking.

### HOW WE SEE SYSTEMS T

- Importantly we are a user facility. We run \*thousands\* of applications, and we don't have any real control over any of them (other than occasionally kicking some off). Most of them, like all software, are poorly written crap.
  - <sup>1</sup> We have to be general purpose, and we are a shared, open environment.
  - Stampede2, for instance: 16,000 users have SSH access, another 50k through web services.
- We typically have two interconnects:

**TEXAS** 

- Ethernet mostly just for establishing IP-based connections to nodes, ssh to start a session or tunnel etc. Our ethernet is cheap and oversubscribed.
- Infiniband/Omnipath (and Rockport testbed!) Fat Tree, little oversubscription. Carries all filesystem traffic, and all node-to-node messaging.
  - 100/200Gbps per node today many Tbps across the core switches
    - $^{\mbox{\tiny II}}$  Frontera rack 36 fibers to core from each rack at 7.2Tbps, \*100+ racks.
  - Max latency <1us in rack, less than 2 microseconds across full system



#### **HOW WE SEE SYSTEMS TODAY**

- Latency is the dominant performance driver for MPI jobs
  - (which make up 45% of our jobs, but 97% of compute time delivered).
- <sup>I</sup> Bandwidth/IOPS matters more for I/O.
- So naturally both kinds of traffic go over the same network [].



#### LOOKING FORWARD ON INTERCONNECTS.

- <sup>I</sup> What are our options for our next system?
- If we "stay the course":
  - Infiniband
  - Resurgent OPA
  - Slingshot
  - Rockport
  - Low-latency ethernet? several vendors here, from the traditional, to, well, Amazon.



#### **CONCERNS IN THE TRADITIONAL PATH**

- Vendor consolidation may dictate choice:
  - Will Slinghot play outside of HP-E Systems? Will Mellanox favor NVIDIA? Whither Intel and AMD?
  - <sup>1</sup> These may be more important than any \*technical\* problems we'd have with any of these otherwise excellent products.
- How many endpoints will future fabrics need?
- What share of the budget will they take?
- Are new options viable?

#### **THINKING ABOUT ENDPOINTS**

- Lately, heterogeneous systems have seen node counts actually decline. . .
- But rails per node going \*up\*.
  - Are we better off with a quad-CPU, quad-GPU node with 4 network rails, or one of each?
  - The "one of each" might be cheaper and simpler... but you have to adopt distributed memory (more on that later).
- Regardless, that might mean a 4k (node) system would have 16k network endpoints.
- And if you did a 16k "cheap" node system, but disaggregated the accelerators, storage and remote memory. . .
  - <sup>I</sup> Would 32k or more network endpoints be unrealistic?



#### **BUT SHOULD THEY EAT A LARGER AMOUNT OF SYSTEM BUDGET?**

- <sup>I</sup> Or should we be more clever?
- Compression seems to have serious benefits with large messages (often in AI), and is almost free (particularly if you put processing in the network path – e.g. DPU – or you have like 192 cores on a node).
- But since we are here to talk about network \*libraries\*, how much is the physical network vs. library vs. application?





### IT IS \*NOT\* THE APPLICATION FRAMEWORKS

- Pytorch vs. Deepspeed vs.
  Horovod not much significant difference there (for AI apps).
- Note all of these rely on MPI under the covers to scale.
- Aach et al, "Large scale performance analysis of distributed deep learning frameworks for convolutional neural networks", June 2023



08/25/202 17



#### IT MAY NOT SO MUCH BE THE NETWORK HARDWARE...



## It might be the communications software.

"Regular" ethernet sucks – but add RoCE at same BW as IB...

(highly biased source: Broadcom)

**TEXAS** 



#### A FEW WORDS ON TOPOLOGY

- At TACC, we have typically built fat trees (though occasionally with small amounts of oversubscription at the top level).
- Conventional wisdom says this network is the most expensive, and other topologies can deliver \*most\* of the performance for a smaller price.
- But that savings never materializes for us. . .





#### **TOPOLOGY FOR LCCF SYSTEM**



ТАСС

**TEXAS** 

#### WHAT'S GOING ON WITH THE LCCF SYSTEM

- Right now, we have submitted a final plan, but are in budget limbo.
  - <sup>I</sup> Without a start date, it's tough to have final choices on technology.
- So, we are using the \*planned\* start date, but all system details rely on us coming within six months of this date – if that changes, nothing on the next slides is true anymore!!!



#### **\*TENTATIVE\* LCCF SYSTEM PLANS**

- <sup>I</sup> Based on a March 2024 start date, and a July 2025 delivery date (or everything changes!).
- <sup>II</sup> Primary system: NVIDIA Grace and Grace-Hopper nodes.
  - <sup>I</sup> Approximately 20/80 split in performance, but 60/40 split in investment between CPU/GPU nodes.
  - Infiniband, one rail per node (GPU nodes will have \*one\* Grace-Hopper per node).
- Still 1M cores of CPU
- $\sim$  400PF peak DP64 performance --  $\sim$ 10 Exaflops at Bfloat16 for Al.
- <sup>1</sup> 400PB of (solid state) storage to match.
- <sup>I</sup> MVAPICH as primary communication library.
- <sup>I</sup> Vs. today's top "exascale" systems:
  - <sup>I</sup> Faster on Al
  - Faster on I/O
  - Faster on CPU-only



#### **HORIZON - TENTATIVE**

- Assuming budgets happen on time (a big assumption) and vendor roadmaps hold (another big assumption):
- We will build Horizon around NVIDIA Grace-Next and Hopper-Next modules, with summer 2025 delivery.
  - <sup>I</sup> Significant "Grace only" (ARM) CPU capability, with LP-DDR memory.
  - Multi-GPU nodes tightly coupled with Grace, with interesting power properties.
- Peak power \*below\* 9MW, including storage.
- Is ARM a risk? Yes but it's not just NVIDIA, it's also Apple (this Mac), Amazon, and the whole Mobile space.



#### **DISTRIBUTED CENTERS**

<sup>1</sup> The LCCF Hardware (and staffing) will not only be at TACC, but also at four other sites around the country. (Through construction and operations).

I NCSA --

Focus on accelerating applications site)

SDSC --

High throughput, and HT Inference systems

for large scale scientific Instruments

PSC -

Focus on storage systems (and data rep

08/25/202

AUCC --Accessibility, Workforce, interactive



#### WHY ALL THESE GPUS?

For starters, progress continues to be made on GPU codes. . .

- All Deep Learning codes are "GPU-native"
- About 40% of the scientific apps have moved successfully.
- <sup>I</sup> (But 60% haven't hence we will still have 1M cores of CPU).
- <sup>1</sup> We also feel some need to keep pushing the community on this though not as hard as DOE but for the same reasons as DOE.
  - <sup>1</sup> The power/performance ratio is compelling in GPU's favor right now.



## **GPU ADVANTAGE – NAÏVE FIRST CUT**

	TFlops	Watts	Gflops/ Watt	BW	Flops/ Byte
Intel ICX (Dual- Socket)	5.9	540	10.93	300	20
AMD Milan (Dual- Socket)	5.1	560	9.11	300	17
AMD MI250x	47.9	560	85.54	3277	15
NVIDIA A100	9.7	400	24.25	1600	6
NVIDIA A100 (Tensor)	19.5	400	<b>48.75</b> v win right nov	1600	12

In terms of Lor S, watt, of os clearly with right now:

Even at this level, the GPU cost/TF advantage isn't that clear cut (Assume a node with two A100 cards cost 3x a node with no GPUs).



#### IN THE INTERIM AT TACC

- Stampede-3 will be announced this summer (Intel)
  - <sup>1</sup> Sapphire Rapids with High Bandwidth memory
  - <sup>1</sup> Hang on to some Ice Lake and Skylake Xeon nodes from S2
  - A little bit of Intel Ponte Vechio GPU (80 GPUs)
  - <sup>I</sup> New storage and interconnect (OPA 400Gbps) ,  $\sim$ 2k nodes total
- Vista Pre-Horizon bridge system (NVIDIA)
  - <sup>I</sup> Grace-Grace and Grace-Hopper (later 23/early 2024) 400-500 nodes and Infinband.
- Lonestar-6 will continue to expand (AMD)
  - <sup>I</sup> APUs to be added.





#### GPUS MEAN MORE THAN PORTING TO A NEW LANGUAGE, OR TIGHTLY COUPLING COMMUNICATION LIBRARIES.

- <sup>1</sup> While we look at the impact of MemBW on our workloads, and continue to look at the impacts of porting to GPU.
- A somewhat underappreciated factor is the non-linearity in performance of new devices as precision decreases. . .
- Let's take the NVIDIA Hopper H100, as that is public. . .





### H100 PERFORMANCE ACROSS PRECISIONS

Source:	NVIDIA

- For Vector units, SP is unsurprisingly 2x DP.
- For Matrix units, it.s 15-1!!!
- At FP16, 2PF \*Per socket\*
- Maybe we need to spend a bit more time on using mixed precision Matrix ops, given the 30X advantage

FP64	34 teraFLOPS	
FP64 Tensor Core	67 teraFLOPS	
FP32	67 teraFLOPS	
TF32 Tensor Core	989 teraFLOPS*	
BFLOAT16 Tensor Core	1,979 teraFLOPS*	
FP16 Tensor Core	1,979 teraFLOPS*	
FP8 Tensor Core	3,958 teraFLOPS*	

#### **THANKS!!**

#### The National Science Foundation

- The University of Texas
- <sup>I</sup> Our many vendor and university partners.
- <sup>I</sup> The MVAPICH Team!!!!
- Our Users the thousands of scientists who use TACC to make the world better.
- All the people of TACC





# **FRUNTERH**