

# **Boosting the Performance of HPC Applications with MVAPICH2**

## A Tutorial at MUG'21

by

The MVAPICH Team

The Ohio State University

http://mvapich.cse.ohio-state.edu/

## **Overview of the MVAPICH2 Project**

- High Performance open-source MPI Library
- Support for multiple interconnects
  - InfiniBand, Omni-Path, Ethernet/iWARP, RDMA over Converged Ethernet (RoCE), and AWS EFA
- Support for multiple platforms
  - x86, OpenPOWER, ARM, Xeon-Phi, GPGPUs (NVIDIA and AMD)
- Started in 2001, first open-source version demonstrated at SC '02
- Supports the latest MPI-3.1 standard
- <u>http://mvapich.cse.ohio-state.edu</u>
- Additional optimized versions for different systems/environments:
  - MVAPICH2-X (Advanced MPI + PGAS), since 2011
  - MVAPICH2-GDR with support for NVIDIA GPGPUs, since 2014
  - MVAPICH2-MIC with support for Intel Xeon-Phi, since 2014
  - MVAPICH2-Virt with virtualization support, since 2015
  - MVAPICH2-EA with support for Energy-Awareness, since 2015
  - MVAPICH2-Azure for Azure HPC IB instances, since 2019
  - MVAPICH2-X-AWS for AWS HPC+EFA instances, since 2019
- Tools:
  - OSU MPI Micro-Benchmarks (OMB), since 2003
  - OSU InfiniBand Network Analysis and Monitoring (INAM), since 2015



- Used by more than 3,200 organizations in 89 countries
- More than 1.43 Million downloads from the OSU site directly
- Empowering many TOP500 clusters (June '21 ranking)
  - 4<sup>th</sup> , 10,649,600-core (Sunway TaihuLight) at NSC, Wuxi, China
  - 10<sup>th</sup>, 448, 448 cores (Frontera) at TACC
  - 20<sup>th</sup>, 288,288 cores (Lassen) at LLNL
  - 31<sup>st</sup>, 570,020 cores (Nurion) in South Korea and many others
- Available with software stacks of many vendors and Linux Distros (RedHat, SuSE, OpenHPC, and Spack)
- Partner in the 10<sup>th</sup> ranked TACC Frontera system
- Empowering Top500 systems for more than 15 years

## **Architecture of MVAPICH2 Software Family for HPC and DL/ML**

Message Passing Interface	PGAS	Hybrid MPI + X
(MPI)	(UPC, OpenSHMEM, CAF, UPC++)	(MPI + PGAS + OpenMP/Cilk)



#### \* Upcoming

## **Production Quality Software Design, Development and Release**

- Rigorous Q&A procedure before making a release
  - Exhaustive unit testing
  - Various test procedures on diverse range of platforms and interconnects
  - Test 19 different benchmarks and applications including, but not limited to
    - OMB, IMB, MPICH Test Suite, Intel Test Suite, NAS, Scalapak, and SPEC
  - Spend about 18,000 core hours per commit
  - Performance regression and tuning
  - Applications-based evaluation
  - Evaluation on large-scale systems
- All versions (alpha, beta, RC1 and RC2) go through the above testing

### **Automated Procedure for Testing Functionality**

- Test OMB, IMB, MPICH Test Suite, Intel Test Suite, NAS, Scalapak, and SPEC
- Tests done for each build done build "buildbot"  $\bullet$
- Test done for various different combinations of *environment variables* meant to trigger different communication paths in MVAPICH2

	ts Grid for QA-PATCHES/master with 513d83 with test list runs									Results for mvapi	ch2 🔗 Testing 🗸 🔚 Lists 🗸 🏭 Grid 🔒 History 📑 Latest			
Do you want to see all Branch Filter master maste		ext-qdr mv;	2x-mv2qdr-men	qe-qdr m	v2x-mv2qdr-r	merge-x	next-v ma	ster-ea mv2x	-mv2gdr-merg	e master-q	fr			mvapich2-QA-PATCHES/maste
next-ea ruhel	ia/nextgdr next-gds											mv	vapich2 / mvapich2-git /	QA-PATCHES/master / Branch Grid / 513d83 / Rev Grid / 597858
Revision Filter	All 513d83 be1	173f 7a053	37 9074b3	33c936	9cff8b	ae118f	211aa5 47	79e88 a119e				Vie	iew Results View •	
													Status:	passed
Cluster Filter A	All nowlab ri	gordon sta	tampede ri2	2 hpcac	ibmfrs00	talapas	talapas-In1						JobID:	597858
													Branch:	QA-PATCHES/master
	Total Runs	Test List C												
Counted Runs	Iotal Rulis	lest List C	Count	Succe	ess Rate		ost Rate	Failure R	ite	Running Ra	te		Revision:	513d83216fda61a70d041e33390900c0cbe53b44
71	971	1399	Count	70.06			Lost Rate	Failure R:	ite	Running Ra	te		Revision: Channel:	513d83216fda61a70d041e33390900c0cbe53b44 gen2
			Count						ite	-	te	>		
			Count						ite	-	te		Channel:	gen2
			Count	70.06					ite	-	te	>	Channel: Group:	gen2 basic_1
			imb4	70.06	%				nas	-	te scalapack		Channel: Group: Type:	gen2 basic_1 mpich2
71	971	1399		70.06 <sup>4</sup> Ç	% gen2		10.49%	19.34%		0.1%			Channel: Group: Type: Cluster:	gen2 basic_1 mpich2 rl
71 Groups ; / Types→	971 compilation	1399 imb	imb4	70.064 C	% gen2 intel 513083 2.1	mpibench	mpich2	19.34%	nas	0.1% nas blio	scalapack		Channel: Group: Type: Cluster: Results ID:	gen2 basic_1 mpich2 rl 55027598
71	971	1399		70.06 <sup>4</sup> Ç	% gen2 intel \$13x033 2.1 2.2 4		10.49%	19.34%		0.1%			Channel: Group: Type: Cluster: Results ID: Builder Location:	gen2 basic_1 mpich2 rl 55027858 /nomenunbotinwapich2/install/QA-PATCHESimaster/basic513d83216
71 Groups ; / Types→	971 compilation	1399 imb	imb4	70.064 C	% gen2 intel 513d33 2.1 2.2 4 513d33 513d33	mpibench	mpich2	19.34%	nas	0.1% nas blio	scalapack		Channel: Group: Type: Cluster: Results ID: Builder Location: Running Location:	gen2           basic_1           mpich2           rl           55027558           /homenrunbothmapich2/InstallQA-PATCHES/master/basic/513683216           /homenrunbothmapich2/installQA-PATCHES/master/basic/513683216
71 Groups ; / Types→	971 compilation	1399 imb	imb4	70.064 C	% gen2 intel 513e83 2.1 2.2 4 6 513e83 2.1 2.2 2.2	mpibench	mpich2	19.34%	nas	0.1% nas blio	scalapack		Channel: Group: Type: Cluster: Results ID: Builder Location: Running Location: Log Location:	gen2           basic_1           mpich2           rl           55027858           /homerrunbottmvapich2/Install/QA-PATCHESImaster/basic/613085216           /homerrunbottmvapich2/install/QA-PATCHESimaster/basic/613085216           /homerrunbottmvapich2/install/QA-PATCHESimaster/basic/613085206           /homerrunbottmvapich2/install/QA-PATCHESimaster/basic/613085206           /homerrunbottmvapich2/install/QA-PATCHESimaster/basic/613085206
71 Groups :/ Types collectives aligatherv	971 compilation NA	1399 imb	imb4 513683	70.064	% gen2 intel 513683 2.1 2.2 4 6 513683 2.1 2.2 4 6	mpibench	mpich2	19.34% mpich2 cyclic 513d83	nas N/A	0.1% nas blio N/A	scalapack 513d83		Channel: Group: Type: Cluster: Results ID: Builder Location: Running Location: Log Location: Results Location:	gen2           basic_1           mpich2           rl           55027858           /homerrunbottmvapich2/Install/QA-PATCHESImaster/basic/613085216           /homerrunbottmvapich2/install/QA-PATCHESimaster/basic/613085216           /homerrunbottmvapich2/install/QA-PATCHESimaster/basic/613085206           /homerrunbottmvapich2/install/QA-PATCHESimaster/basic/613085206           /homerrunbottmvapich2/install/QA-PATCHESimaster/basic/613085206
71 Groups ; / types collectives aligatherv collectives aligather 1	971 complation No. No.	1399 imb 513d53 513d53	imb4 513a53 513a63	70.06' C imt-4 cuda N/A	% gen2 intel 513653 22 4 6 513653 21 513653 21	mpibench IVA IVA	0.49% mpich2 513453 513453	19.34% mpich2 cyclic 51343	nas N/A N/A	0.1% nas blio N/A	ecalapack 513d53 513d53		Channel: Group: Type: Cluster: Results ID: Builder Location: Running Location: Log Location: Results Location: Owner(s):	gen2           basic_1           mpich2           rl           56027858           /homenrunbol/mvapich2/install/QA-PATCHES/master/basic/513683216           /homenrunbol/mvapich2/install/QA-PATCHES/master/basic/513683256           /homenrunbol/mvapich2/install/QA-PATCHES/master/basic/5136832560000           /homenrunbol/mvapich2/install/QA-PATCHES/master/basic/5136839500000           /homenrunbol/mvapich2/install/GA-PATCHES/master/basic/5136839500000           /homenrunbol/mvapich2/install/S0027856/
71 Groups :/ Types collectives aligatherv	971 compilation NA	1399 imb	imb4 513683	70.064	% gen2 intel 513683 21 22 4 6 513683 21 22 4 6 513683 21 21 24 4 6 513683	mpibench	mpich2	19.34% mpich2 cyclic 513d83	nas N/A	0.1% nas blio N/A	scalapack 513d83		Channel: Group: Type: Cluster: Results ID: Builder Location: Running Location: Log Location: Results Location: Owner(s): Hosts:	gen2           basic_1           mpth2           d           56027858           Ammenumbol/mwapich2/install/QA-PATCHES/master/basic/513083216           Ammenumbol/mwapich2/install/QA-PATCHES/master/basic/5130832600cc           Ammenumbol/mwapich2/install/QA-PATCHES/master/basic/5130832600cc           Ammenumbol/mwapich2/insports/51308321651a51a703041e33390900cc           Ammenumbol/mwapich2/insports/51308321651a51a703041e33390900cc           Ammenumbol/mwapich2/insports/51308321651a51a703041e33399090cc           Ammenumbol/mwapich2/insports/51308321651a51a703041e33399090cc           Ammenumbol/mwapich2/insports/51308321651a51a703041e33399090cc           Momenumbol/mwapich2/insports/51308321651a51a703041e33399090cc           Momenumbol/mwapich2/insports/51308321651a51a703041e33399090cc           mode973_node138

Summary of all tests for one commit

#### Summary of an individual test

#### Details of individual combinations in one test

	View Results Log File Return
gen	2 - Combination: 1
CFLAG	18:
Part	ENV
1	MV2, DEBUG, SHOW, BAOKTRACET MV2, CART, USE, AGGREGATIONE-MV2, USE, UD, JHBRID-MV2, OK, DEMAND, THREBHOLD HV2, USE, DIOA, COMBIN, BATTER MV2, CPU, BRINDRA, USE, BITONE, COMB, SPILT HV2, USE, BITONE, COMB, SPILT HV2, CPU, BRINDRA, DECURSTANTER HV2, USE, BITONE, COMB, SPILT HV2, CPU, BRINDRA, DECURSTANTER HV2, USE, BITONE, COMB, SPILT HV2, CPU, BRINDRA, DECURSTANTER HV2, USE, BITONE, COMB, SPILT HV2, CPU, BRINDRA, SPILT HV2, USE, BITONE, COMB, SPILT HV2, CPU, BRINDRA, DECURSTANTER HV2, USE, BITONE, COMB, SPILT HV2, CPU, BRINDRA, SPILT HV2, USE, BITONE, COMB, SPILT HV2, CPU, BRINDRA, SPILT HV2, USE, BITONE, COMB, SPILT HV2, CPU, BRINDRA, SPILT HV2, USE, BITONE, COMB, SPILT HV2, CPU, BRINDRA, SPILT HV2, USE, BITONE, COMB, SPILT HV2, CPU, BRINDRA, SPILT HV2, USE, BITONE, COMB, SPILT HV2, CPU, BRINDRA, SPILT HV2, USE, BITONE, COMB, SPILT HV2, CPU, BRINDRA, SPILT HV2, USE, BITONE, COMB, SPILT HV2, CPU, BRINDRA, SPILT HV2, USE, BITONE, COMB, SPILT HV2, CPU, BRINDRA, SPILT HV2, USE, BITONE, COMB, SPILT HV2, CPU, BRINDRA, SPILT HV2, USE, BITONE, COMB, SPILT HV2, CPU, BRINDRA, SPILT HV2, SPILT
2	MV2_DEBUG_SHOW_BACKTRACE-1 MV2_CKPT_USE_AGGRESATION= MV2_USE_UD_HYRRID= MV2_ON_DEMAND_THRESHOLD= MV2_USE_UD_ZCKPT+ PRINN_RSH-HW2_CPL_BINONE_UVELS=COKET MV2_CKPT_USE_NOKETEKENVELSE_STOTENC_COMM_SPLIT-1 MV2_SETOENC_COMM_SPLIT- CLD+1 MV2_SMV2_PRIORITY_PACTOR44 LD_UBRARY_PATH-optpretodubr2.6 D1MV2/cbtrabs_D0464-/apticeads.01MV2 witcompleteritimetical-aptimization_comments_aution_comment_2011_133/mu14/mu14/mu14/mu14/mu14/mu14/mu14/mu14
3	MZ_DEBUG_SHOW_BACKTRACE+1 MZ_GRFT_USE_AGREGATION® MX_USE_UD_IMPRID=0 MZ_ON_DEMAND_THEBRIDED_INU_USE_UD_ZCOFW- BS_XRC+1USE_MRHIN_IBSH-1 MX_G_CPU_BINING_EQUE-SOCKET MX_CPU_BINING_POLYSCATTER MX_USE_BITOINC_COMM_SETLET INX_BITOIN M_SETLT_THEESHOLD=1 MX_SMP_ERIGRITY_ACTOR=04 LD_UBBARY_PATH=option004/2.6 JIND-optional 5 Bits (option2) - 000- RE_20071 1300/mucrospitelinitingeric depider2017 complex_a_lb_cates_2_0771 1320/mucrohimbrid=64 (optice5) - 000-optional 6 JIND-optional 6 JIND-optional 6 JIND-Optional 6 JIND-optional 6 JIND-Optional 6 JIND- SMP_ERIESHOLD=1 MX_SMP_ERIESHON_SMP_ERIESH
4	MV2_DEBUG_SHOW_BACKTRACE1 MV2_CHCF_LISE_AGGREGATIONE MV2_USE_UD_PHRBIDe MV2_USE_UD_ZCOPY-0 USE_AMBURL,RBH+ MV2_USE_ + MV2_CPU_BANDA, EVEL-SCOPET MV2_CPU_BHONR > POLICY-SCAFTE MV2_USE_BTONC_COMM_SPLIT-MV2_BTONIC_COMM_SPLIT- SAFE_PRIORITY_FACTORE4 LD_USERARY_RATH-optprobabiliz 6 bioli rophbenz 28% polytics 31 0664 / optimel2017/complex_a, all parkes_2017.1 132/mvv binelski / optimel2017/complex_a, all parkes_2017.1 132/mvv
5	MV2_DEBUQ_SHOW_BACKTRACE1 MV2_CKPT_USE_AGREGATIONE MV2_USE_UD_PHRBID=MV2_USE_UD_ZCOPY-019E_KMRUN_RSH=1 MV2_CPU_ LEVEL=sOCKET MV2_CPU_BIOIND_PACUEVSCATER MV2_USE_BTOROV_COM_SPLT=1 MV2_BTOROV_COM_SPLT_MERSHOLT=MV2_SPL RefL_U_BIBARY_PATH-rephyphobu25_001b/optione/2.5001/optione/2.5001/optione/3.1006/4/opticnate/2017/complexs_and_Branks_2017.1132/Invai/complexibine664.optione phrss_and_transe_2017.1132/Invai/complexibine664.optione/3.00644/opticnate 0.0064/
6	M/Z_DEBUG_SHVIE_BADONTBACET M/Z_G/SPT_USE_ADGREGATIONEN M/Z_SUP_USE_LIMIC2E-M/Z_USE_U0_HYBRIDE-M/Z_UD_DEMAND_THRESHODD- SE_UD_ZOOPY-O USE_IMPIRUM_RSH-1 M/Z_USE_RDMA_CAEL M/Z_G/U_BIBOING_LEXYEL-SOCKET M/Z_G/U_BIBOING_POL(CY-SOATTER M/Z_USE_PMI [ H/X_U_BE_STICHOL_COMM_SFLT*1 M/Z_USE_RDMA_CAEL M/Z_G/U_BIBOINT_PACTORAL_DAUCAEL DI LEXXARY_PATI-HX_USE_PMI [ H/X_U_BE_STICHOL_COMM_SFLT*1 M/Z_USE_RDMA_CAEL M/Z_USE_RDMA_CAEL M/Z_G/U_BIBOINT_PACTORAL_DAUCAEL DI LEXXARY_PATI-HX_USE_PMI [ H/X_U_BE_STICHOL_COMM_SFLT*1 M/Z_USE_RDMA_CAEL M/Z_USE_RDMA_CAEL M/Z_USE_RDMA_CAEL M/Z_USE_PMI [ H/X_U_BE_STICHOL_COMM_SFLT*1 M/Z_USE_RDMA_CAEL M
7	MID_DEBUG_SHOW_BADGITARGEN MID_GREF_USE_ADGREGATIONE MID_SUP_USE_LIMICCHE MID_USE_UD_HYBRIDHE MID_USE_DELIMICH SE_LID_ZCOPY-O USE_IMPRUN_RSH-1 MID_COPU_BINDING_LEVEL-SOCKET MID_COPU_BINDING_POLICY-SCATTER MID_USE_BM_IBARRIER-1 MID_USE_B COMIL SPLTET MID_BITORIC_COMIL_SPLT_THRESHOLDE-1 MID_SMPCRIT_PACTOR-64 LD_LIBRARY_TATH-reproductude 26 distributions 28 mit optight D64 log/inter2017/comples_ad_binates_2017.1 132/inter/complet/D040E64.0ptinter2017/comples_ad_binates_2017.1 132/inter/comples_ad_binates_2017.1 132/inter/comples_ad
8	INV2_DEBUG_SHOW_BACKTRACE=1 MV2_CKPT_USE_AGGREGATION-0 MV2_SMP_USE_LIMIC2=0 MV2_USE_UD_UYBRID=0 MV2_ON_DEMAND_THRESHOLD- SE_UD_ZCOP*=0 USE_UMRRUN_R5H=1 MV2_USE_R0MA_CM=1 MV2_CPU_BNOMO_LEVEL=SOCRET MV2_OVE_DSOCRET MV2_OVE_DSOCRET MV2_USE_UD M_SPLT=1 MV2_DTONC_COMM_R5PLT_THRESHOLD=1 MV2_SMP_RF00FTH_TD_EMARY_PATH-selphotoxif26 0 http://doi.org/toi.org/ optimet2017complexs_and_librains_2017.1.132/invoirompler/bioInt654.optimet2017complexs_and_librains_2017.1.132/invoiromk1lbinet64/opticeB.0.11bi/opticeB

#### **Network Based Computing Laboratory**

**MUG'21** 

## **Scripts to Determine Performance Regression**

- Automated method to identify performance regression between different commits
- Tests different MPI primitives
  - Point-to-point; Collectives; RMA
- Works with different
  - Job Launchers/Schedulers
    - SLURM, PBS/Torque, JSM
  - Works with different interconnects
- Works on multiple HPC systems
- Works on CPU-based and GPU-based systems

Performance regression of mvapich2-2.3rc2-x-3e5551 and mvapich2-masterx-2950c8 on FRONTERA (cascadelake architecture) Thu Aug 15 09:23:48 CDT 2019

OLD\_TUNEVAR= NEW\_TUNEVAR= Legend Dark Green : Performance of mvapich2-masterx-2950c8 is more than 5 % better than mvapich2-2.3rc2-x-3e5551

Inter-node

Light Green : Performance of mvapich2-masterx-2950c8 is less than 5 % better than mvapich2-2.3rc2-x-3e5551

Grey : Performance of mvapich2-masterx-2950c8 is same as mvapich2-2.3rc2-x-3e5551

Light Red : Performance of mvapich2-masterx-2950c8 is less than 5 % worse compared to mvapich2-2.3rc2-x-3e5551

Dark Red : Performance of mvapich2-masterx-2950c8 is more than 5 % worse compared to mvapich2-2.3rc2-x-3e5551

getow	4.24	8.52	17.15 4 %	32.57 34.35 5 %	68.65 5 %	137.11 2 %	254.43 268.90 5 %	512.64 529.51 3 %		<b>512</b> 1959.28 2034.04 3 %	3806.50 3888.42 2 %	6495.99 6540.39 0 %	<b>4K</b> 7935.33 8009.98 0 %	8K 10118.37 10075.08 0 %
putbibw	7.32 7.18 -1 %	14.52 -1 %	29.56 29.05 -1 %	58.98 58.02 -1 %	117.73 116.10 -1 %	219.70 221.33 0 %	438.70 442.21 0 %	862.87 852.53 -1 %	1821.56 1795.21 -1 %	<b>512</b> 3505.96 3539.99 0 %		11634.75 0 %	<b>4K</b> 15297.26 15186.84 0 %	<b>SK</b> 18873.10 18919.87 0 %
putow	4.32 2 %	8.41 8.64 2 %	17.43 1 %	34.13 34.84 2 %	68.41 69.74 1 %	127.38 132.60 3 %	253.67 265.58 4 %	494.66 509.46 2 %	1051.14 1080.49 2 %	<b>512</b> 1987.26 2079.78 4 %	1K 3801.76 3978.30 4 %	6357.54 6438.37 1 %	<b>4K</b> 8422.30 8478.65 0 %	<b>8K</b> 9972.75 10031.73 0 %
acciat	1 2.30 2.30 0 %	2.30 0 %	0%	2.31 2.31 0 %	-1 %	2.51 2.53 0 %	2.91 2.93 0 %	2.97 2.99 0 %	256 3.09 3.11 0 %		1K 3.82 3.85 0 %	4.79 4.81 0 %	<b>4K</b> 7.03 6.96 0 %	8K 10.76 10.79 0 %
getlat	1.96	1.96	1.96 1.95 0 %	1.97 1.95 1 %	1.97 1.95 1 %	1.97 1.95 1 %	1.97 1.95 1 %	2.01 2.01 0 %	256 2.07 2.07 0 %	512 2.11 2.13 0 %	1K 2.23 2.24 0 %	2.51 2.50 0 %	4K 3.07 3.12 -1 %	<b>8K</b> 3.79 3.76 0 %
putlat	1.59	1.59	1.59	1.59 1.58	1.59 1.59	1.63 1.63	1.62 1.62	1.64 1.64	256 1.98 1.97 0 %	<b>512</b> 2.03 2.02 0 %	1K 2.12 2.11 0 %	2.33 2.32	<b>4K</b> 2.85 2.87 0 %	8K 3.58 3.62 -1 %
lat	1.10	1.12	2 1.12 1.12 0 %	1.12 1.12	1.12 1.12	1.16 1.16	1.16	1.18 1.18 0 %	<b>128</b> 1.23 1.23 0 %	256 1.64 1.63 0 %	512 1.73 1.72 0 %	1.89	2K 2.27 2.26 0 %	<b>4K</b> 3.30 3.16 4 %
bibw	6.02	2 8.84 12.41 28 %	24.90	50.43	69.95 102.34 31 %	209.77 33 %	272.80 441.25 38 %	527.61 906.82 41 %	256 1014.76 1649.39 38 %	<b>512</b> 1906.89 2984.43 36 %	<b>1K</b> 3512.06 5576.41 37 %	2K 5983.62 7606.62 21 %	<b>4K</b> 8808.00 2974.96 -196 %	8K 12102.21 11577.63 -4 %
bw	5.62	2 8.65 11.37 23 %	22.70	8 37.12 45.17 17 %	70.05 88.18	32 140.56 169.93 17 %	277.59	535.34 759.80	<b>256</b> 992.70 1471.40 32 %	<b>512</b> 1834.85 2513.06 26 %	1K 3403.25 3894.56 12 %	5539.04 5642.22	<b>4K</b> 7134.90 7440.25 4 %	<b>8K</b> 9246.59 9152.05 -1 %
mbw_mr	5611922.55	2 4652819.64 5672494.10 17 %		<b>8</b> 4651994.45 5642174.30 17 %	4408316.86 5511754.90	32 4386219.34 5312786.53 17 %	4343210.34	4181690.38 5945467.49	<b>256</b> 3961422.35 5710061.67 30 %	<b>512</b> 3582486.69 4904271.86 26 %	1K 3358575.31 3815154.75 11 %	2709562.74 2757052.57	<b>4K</b> 1751091.52 1816130.44 3 %	<b>SK</b> 1128687. 1117241.9 -1 %

osu_allgather	17.34	16.16	17.28	17.87	28.29	38.99 21.65	28.70 26.24	47.85 43.90	66.45 63.03	105.64 102.18	914.13	2330.43 276.96	726.91 502.60	1197.84 1272.69	2460.79 2555.89	3996.50 3247.50	6274.14 5516.63	13385.82 10428.17	20382.71 20449.20	43029.04 43000.04	1M 102436.87 88526.72 13 %
osu_allgatherv	21.91	22.04	19.47	27.68 20.73	31.34 23.41	40.98 25.06	78.11 29.32	133.69 50.28	207.27 133.06		529.16 239.41	558.27 284.32	689.62	1176.09 1254.16	2461.61 2524.56	3898.46 3167.98	6573.11	11721.43	21588.64 20060.80		1M 102924.40 87885.28 14 %
osu_allreduce	19.08	32.90 22.28	32.66 19.37	33.15 19.37	35.42 21.29	36.90 27.06	22.96	51.83 29.01	69.81 37.88	107.22 60.36	48.50	51.63 48.42	86.36	120.66 109.31	184.02 172.09	296.64	521.36 469.93	1996.51	3221.70 2649.74	6665.53 6305.41	<b>4M</b> 9984.70 8972.08 10 %

### **Deployment Solutions: RPM and Debian Deployments**

- Provide customized RPMs for different system requirements
  - ARM, Power8, Power9, x86 (Intel and AMD)
  - Different versions of Compilers (ICC, PGI, GCC, XLC, ARM), CUDA, OFED/Intel IFS

#### MVAPICH2-X 2.3 Library and User Guide

- The MVAPICH2-X 2.3 library is distributed under the BSD License.
- OSU MVAPICH2-X 2.3 (06/10/20), ABI compatible with MPICH-3.2.1.
  - CHANGELOG for MVAPICH2-X 2.3
  - Patch to add PMI Extensions with SLURM 15
  - Patch to add PMI Extensions with SLURM 16
  - Patch to add PMI Extensions with SLURM 17
- MVAPICH2-X User Guide: A detailed user guide with instructions to install MVAPICH2-X and execute MPI/UPC/UPC++/OpenSHMEM/CAF/Hybrid programs is availab (HTML, PDF)
- Installation using Spack: A detailed user guide with instructions to install MVAPICH2-X using Spack is available here.
- Installation Guide
  - These tarballs contain the MVAPICH2-X software for Redhat and Debian based systems combined together in one combined package
  - . Running the install.sh script in the tarball will install the libraries.
  - These RPMs are relocatable and advanced users may skip the install.sh script to directly use alternate commands to install the desired RPMs.
- Which RPM should I Install?
  - InfiniBand / RoCE System

Features for InifiniBand (OFA-IB-CH3) and ROCE (OFA-RoCE-CH3)	Basic	Basic- XPMEM	Advanced	Advanced- XPMEM
Architecture Specific Point-to-point and Collective Optimizations for x86, OpenPOWER, and ARM	$\checkmark$	$\checkmark$	~	√
Optimized Support for PGAS models(UPC, UPC++, OpenSHMEM, CAF) and Hybrid MPI+PGAS models $% \left( \mathcal{A}^{(1)}_{\mathcal{A}}\right) = \left( \mathcal{A}^{(2)}_{\mathcal{A}}\right) = \left( $	~	1	√	$\checkmark$
CMA-Aware Collectives	√	$\checkmark$	√	√
Cooperative Rendezvous Protocols	~	$\checkmark$	√	√
Optimized Asynchronous Progress*	√	$\checkmark$	~	$\checkmark$
InfiniBand Hardware Multicast-based MPI_Bcast*+	$\checkmark$	$\checkmark$	√	√

#### MVAPICH2-GDR 2.3.6 Library

- The MVAPICH2-GDR library is distributed under the BSD License.
- OSU MVAPICH2-GDR 2.3.6 (8/12/2021), ABI compatible with MPICH-3.2.1.
   CHANGELOG for MVAPICH2-GDR 2.3.6.
- MVAPICH2-GDR User Guide: A detailed user guide with instructions to build, install MVAPICH2-GDR and execute MPI programs over GPU buffers is available.
- Installation using Spack: A detailed user guide with instructions to install MVAPICH2-GDR using Spack is available here.
- These RPMs contain the MVAPICH2-GDR software on the corresponding distro. Please note that the RHEL RPMs are compatible with CentOS as well. For
   Debian/Ubuntu users, please follow the instructions in the install section in the userguide.

#### OpenPOWER RPMs

	GNU 4.9.3	GNU 4.9.3 (w/ jsrun)	GNU 7.3.1	GNU 7.3.1 (w/ jsrun)	GNU 8.3.1	GNU 8.3.1 (w/ jsrun)	XLC 16.01	XLC 16.01 (w/ jsrun)
MLNX-OFED 4.7(Lassen/Sierra)	[CUDA 10.2] [CUDA 11.0] [CUDA 11.1]							
	[CUDA 11.2]	[CUDA 11.2] GNU 4.8.5	[CUDA 11.2]					
	4.8.5	(w/jsrun)	7.4.0	(w/jsrun)	16.01	(w/jsrun)		
MLNX-OFED 4.7(Summit)	[CUDA 10.2] [CUDA 11.2]	[CUDA 10.2] [CUDA 11.2]	[CUDA 10.2] [CUDA 11.2]	[CUDA 10.2] [CUDA 11.2]	[CUDA 10.1] [CUDA 11.2]	[CUDA 10.1] [CUDA 11.2]		

#### x86 RPMs

CUDA



### **Deployment Solutions: Spack Workflow**



## **Deployment Solutions: Installation and Setup MVAPICH2 from Spack**

# Install Spack

- \$ git clone <a href="https://github.com/spack/spack.git">https://github.com/spack/spack.git</a>
- \$ source ~/spack/share/spack/setup-env.sh

# Installing MVAPICH2 (From Source)

- \$ spack info mvapich2
- \$ spack install mvapich2@2.3.4 <u>%gcc@8.3.0</u>
- \$ spack find -l -v -p mvapich2

## **Deployment Solutions: MVAPICH-X or MVAPICH2-GDR**

# Currently only for gcc@4.8.5

\$ spack compiler find

## Add the required mirrors

\$ spack mirror add mvapich2x <a href="http://mvapich.cse.ohio-state.edu/download/mvapich/spack-">http://mvapich.cse.ohio-state.edu/download/mvapich/spack-</a>
<a href="mirror/mvapich2x">mirror/mvapich2x</a>

\$ spack mirror add mvapich2-gdr http://mvapich.cse.ohio-

<u>state.edu/download/mvapich/spack-mirror/mvapich2-gdr</u>

Trust the public key used to sign the packages

\$ wget http://mvapich.cse.ohio-state.edu/download/mvapich/spack-

mirror/mvapich2x/build\_cache/public.key

\$ spack gpg trust public.key

## **Deployment Solutions: MVAPICH-X or MVAPICH2-GDR from Spack**

## List the available binaries in the mirror

\$ spack buildcache list -L -v -a

## Install MVAPICH2-X and MVAPICH2-GDR

\$ spack install mvapich2x@2.3%gcc@4.8.5 distribution=mofed4.6 feature=advanced-xpmem
pmi\_version=pmi1 process\_managers=mpirun target=x86\_64

\$ spack install mvapich2-gdr@2.3.3~core\_direct+mcast~openacc distribution=mofed4.5 pmi\_version=pmi1 process\_managers=mpirun ^cuda@9.2.88 target=x86\_64

## Supported CUDA Versions

- ^cuda@9.2.88, ^cuda@10.1.243, ^cuda@10.2.89

# **Designing (MPI+X) for Exascale**

- Scalability for million to billion processors
  - Support for highly-efficient inter-node and intra-node communication (both two-sided and one-sided)
- Scalable Collective communication
  - Offloaded
  - Non-blocking
  - Topology-aware
- Balancing intra-node and inter-node communication for next generation multi-/many-core (128-1024 cores/node)
  - Multiple end-points per node
- Support for efficient multi-threading
- Integrated Support for GPGPUs and Accelerators
- Fault-tolerance/resiliency
- QoS support for communication and I/O
- Support for Hybrid MPI+PGAS programming
  - MPI + OpenMP, MPI + UPC, MPI + OpenSHMEM, CAF, MPI + UPC++...
- Virtualization
- Energy-Awareness

## **MVAPICH2 Software Family**

Requirements	Library
MPI with Support for InfiniBand, Omni-Path, Ethernet/iWARP and, RoCE (v1/v2)	MVAPICH2
Optimized Support for Microsoft Azure Platform with InfiniBand	MVAPICH2-Azure
Advanced MPI features/support (UMR, ODP, DC, Core-Direct, SHArP, XPMEM), OSU INAM (InfiniBand Network Monitoring and Analysis),	MVAPICH2-X
Advanced MPI features (SRD and XPMEM) with support for Amazon Elastic Fabric Adapter (EFA)	MVAPICH2-X-AWS
Optimized MPI for clusters with NVIDIA GPUs and for GPU-enabled Deep Learning Applications	MVAPICH2-GDR
Energy-aware MPI with Support for InfiniBand, Omni-Path, Ethernet/iWARP and, RoCE (v1/v2)	MVAPICH2-EA
MPI Energy Monitoring Tool	OEMT
InfiniBand Network Analysis and Monitoring	OSU INAM
Microbenchmarks for Measuring MPI and PGAS Performance	ОМВ

### **MVAPICH2 2.3.6**

- Released on 05/11/2021
- Major Features and Enhancements
  - Support collective offload using Mellanox's SHARP for Reduce and Bcast
    - Enhanced tuning framework for Reduce and Bcast using SHARP
  - Enhanced performance for UD-Hybrid code
  - Add multi-rail support for UD-Hybrid code
  - Enhanced performance for shared-memory collectives
  - Enhanced job-startup performance for flux job launcher
  - Add support in mpirun\_rsh to use srun daemons to launch jobs
  - Add support in mpirun\_rsh to specify processes per node using '-ppn' option
  - Use PMI2 by default when SLURM is selected as process manager
  - Add support to use aligned memory allocations for multi-threaded applications
  - Architecture detection and enhanced point-to-point tuning for Oracle BM.HPC2 cloud shape
  - Enhanced collective tuning for Frontera@TACC and Expanse@SDSC
  - Add support for GCC compiler v11
  - Add support for Intel IFX compiler
  - Update hwloc v1 code to v1.11.14 & hwloc v2 code to v2.4.2

## **Overview of MVAPICH2 Features**

- Job start-up
- Transport Type Selection
- Process Mapping and Point-to-point Intra-node Protocols
- Collectives

## **Towards High Performance and Scalable Startup at Exascale**



Job Startup Performance

- Near-constant MPI and OpenSHMEM initialization time at any process count
- 10x and 30x improvement in startup time of MPI and OpenSHMEM respectively at 16,384 processes
- Memory consumption reduced for remote endpoint information by O(processes per node)
- 1GB Memory saved per node with 1M processes and 16 processes per node

(a) **On-demand Connection Management for OpenSHMEM and OpenSHMEM+MPI.** S. Chakraborty, H. Subramoni, J. Perkins, A. A. Awan, and D K Panda, 20th International Workshop on High-level Parallel Programming Models and Supportive Environments (HIPS '15)

**b PMI Extensions for Scalable MPI Startup.** S. Chakraborty, H. Subramoni, A. Moody, J. Perkins, M. Arnold, and D K Panda, Proceedings of the 21st European MPI Users' Group Meeting (EuroMPI/Asia '14)

C d Non-blocking PMI Extensions for Fast MPI Startup. S. Chakraborty, H. Subramoni, A. Moody, A. Venkatesh, J. Perkins, and D K Panda, 15th IEEE/ACM International Symposium on Cluster, Cloud and Grid Computing (CCGrid '15)

e SHMEMPMI – Shared Memory based PMI for Improved Performance and Scalability. S. Chakraborty, H. Subramoni, J. Perkins, and D K Panda, 16th IEEE/ACM International Symposium on Cluster, Cloud and Grid Computing (CCGrid '16)

# **Startup Performance on TACC Frontera**



- MPI\_Init takes 31 seconds on 229,376 processes on 4,096 nodes
- All numbers reported with 56 processes per node

#### New designs available since MVAPICH2-2.3.4

## How to Get the Best Startup Performance with MVAPICH2?

- MV2\_HOMOGENEOUS\_CLUSTER=1
- MV2\_ON\_DEMAND\_UD\_INFO\_EXCHANGE=1

### //Set for homogenous clusters

//Enable UD based address exchange

#### Using SLURM as launcher

- Use PMI2
  - ./configure --with-pm=slurm --with-pmi=pmi2
  - srun --mpi=pmi2 ./a.out
- Use PMI Extensions
  - Patch for SLURM available at <u>http://mvapich.cse.ohio-state.edu/download/</u>
  - Patches available for SLURM 15, 16, and 17
  - PMI Extensions are automatically detected by MVAPICH2

#### Using mpirun\_rsh as launcher

### • MV2\_MT\_DEGREE

 degree of the hierarchical tree used by mpirun\_rsh

### • MV2\_FASTSSH\_THRESHOLD

- #nodes beyond which hierarchical-ssh scheme is used
- MV2\_NPROCS\_THRESHOLD
  - #nodes beyond which file-based communication
     is used for hierarchical-ssh during start up

## **Transport Protocol Selection in MVAPICH2**



Number of Processes

• Both UD and RC/XRC have benefits

- Hybrid for the best of both
- Enabled by configuring MVAPICH2 with the –enable-hybrid
- Available since MVAPICH2 1.7 as integrated interface

Parameter	Significance	Default	Notes	
MV2_USE_UD_HYBRID	<ul> <li>Enable / Disable use of UD transport in Hybrid mode</li> </ul>	Enabled	• Always Enable	
MV2_HYBRID_ENABLE_THRESHOLD_SIZE	<ul> <li>Job size in number of processes beyond which hybrid mode will be enabled</li> </ul>	1024	<ul> <li>Uses RC/XRC connection until job size &lt; threshold</li> </ul>	
MV2_HYBRID_MAX_RC_CONN	<ul> <li>Maximum number of RC or XRC connections created per process</li> <li>Limits the amount of connection memory</li> </ul>	64	<ul> <li>Prevents HCA QP cache thrashing</li> </ul>	

- Refer to Running with Hybrid UD-RC/XRC section of MVAPICH2 user guide for more information
- <u>http://mvapich.cse.ohio-state.edu/static/media/mvapich/mvapich2-2.3.6-userguide.html#x1-760006.12</u>

## **Process Mapping support in MVAPICH2**



MVAPICH2 detects processor architecture at job-launch

## **Preset Process-binding Policies – Bunch**

- "Core" level "Bunch" mapping (Default)
  - MV2\_CPU\_BINDING\_POLICY=bunch



- "Socket/Numanode" level "Bunch" mapping
  - MV2\_CPU\_BINDING\_LEVEL=socket MV2\_CPU\_BINDING\_POLICY=bunch



## **Preset Process-binding Policies – Scatter**

- "Core" level "Scatter" mapping
  - MV2\_CPU\_BINDING\_POLICY=scatter



- "Socket/Numanode" level "Scatter" mapping
  - MV2\_CPU\_BINDING\_LEVEL=socket MV2\_CPU\_BINDING\_POLICY=scatter



## **Process and thread binding policies in hybrid MPI+Threads**

- A new process binding policy "hybrid"
  - MV2\_CPU\_BINDING\_POLICY = hybrid
- A new environment variable for co-locating Threads with MPI Processes
  - MV2\_THREADS\_PER\_PROCESS = k
  - Automatically set to OMP\_NUM\_THREADS if OpenMP is being used
  - Provides a hint to the MPI runtime to spare resources for application threads.
- New variable for threads bindings with respect to parent process and architecture
  - MV2\_HYBRID\_BINDING\_POLICY= {bunch|scatter|linear|compact|spread|numa}
    - Linear binds MPI ranks and OpenMP threads sequentially (one after the other)
      - Recommended to be used on non-hyper threaded systems with MPI+OpenMP
    - Compact binds MPI rank to physical-core and locates respective OpenMP threads on hardware threads
      - Recommended to be used on multi-/many-cores e.g., KNL, POWER8, and hyper-threaded Xeon, etc.

## **Binding Example in Hybrid (MPI+Threads)**

- MPI Processes = 4, OpenMP Threads per Process = 4
- MV2\_CPU\_BINDING\_POLICY = hybrid
- MV2\_THREADS\_PER\_PROCESS = 4



• Assigns MPI ranks to physical cores and respective OpenMP Threads to HW threads

## Binding Example in Hybrid (MPI+Threads) ---- Cont'd

- MPI Processes = 4, OpenMP Threads per Process = 4
- MV2\_CPU\_BINDING\_POLICY = hybrid
- MV2\_THREADS\_PER\_PROCESS = 4
- MV2\_THREADS\_BINDING\_POLICY = linear



MPI Rank-0 with its 4-OpenMP threads gets bound on Core-0 through Core-3, and so on

## Binding Example in Hybrid (MPI+Threads) ---- Cont'd

- MPI Processes = 16
- Example: AMD EPYC 7551 processor with 8 NUMA domains
- MV2\_CPU\_BINDING\_POLICY = hybrid
- MV2\_HYBRID\_BINDING\_POLICY = numa



## **User-Defined Process Mapping**

- User has complete-control over process-mapping
- To run 4 processes on cores 0, 1, 4, 5:
  - \$ mpirun\_rsh -np 4 -hostfile hosts MV2\_CPU\_MAPPING=0:1:4:5 ./a.out
- Use ',' or '-' to bind to a set of cores:
  - \$mpirun\_rsh -np 64 -hostfile hosts MV2\_CPU\_MAPPING=0,2-4:1:5:6 ./a.out
- Is process binding working as expected?
  - MV2\_SHOW\_CPU\_BINDING=1
    - Display CPU binding information
    - Launcher independent
    - Example
      - MV2\_SHOW\_CPU\_BINDING=1 MV2\_CPU\_BINDING\_POLICY=scatter

-----CPU AFFINITY------

RANK:0 CPU\_SET: 0

RANK:1 CPU\_SET: 8

- Refer to Running with Efficient CPU (Core) Mapping section of MVAPICH2 user guide for more information
- http://mvapich.cse.ohio-state.edu/static/media/mvapich/mvapich2-2.3.6-userguide.html#x1-650006.5

## **Collective Communication in MVAPICH2**



Run-time flags:

All shared-memory based collectives : MV2\_USE\_SHMEM\_COLL (Default: ON)

Hardware Mcast-based collectives : MV2\_USE\_MCAST (Default : OFF)

CMA and XPMEM-based collectives are in MVAPICH2-X

### Hardware Multicast-aware MPI\_Bcast on TACC Frontera



- MCAST-based designs improve latency of MPI\_Bcast by up to **2X at 2,048 nodes**
- Use MV2\_USE\_MCAST=1 to enable MCAST-based designs

## **MPI\_Scatter - Benefits of using Hardware-Mcast**



• Enabling MCAST-based designs for MPI\_Scatter improves small message up to 75%

Parameter	Description	Default
MV2_USE_MCAST = 1	Enables hardware Multicast features	Disabled
enable-mcast	Configure flag to enable	Enabled

## **Offloading with Scalable Hierarchical Aggregation Protocol (SHArP)**

- Management and execution of MPI operations in the network by using SHArP
  - Manipulation of data while it is being transferred in the switch network
- SHArP provides an abstraction to realize the reduction operation
  - Defines Aggregation Nodes (AN), Aggregation Tree, and Aggregation Groups
  - AN logic is implemented as an InfiniBand Target Channel Adapter (TCA) integrated into the switch ASIC \*
  - Uses RC for communication between ANs and between AN and hosts in the Aggregation Tree \*

More details in the tutorial "SHARPv2: In-Network Scalable Streaming Hierarchical Aggregation and Reduction Protocol" by Devendar Bureddy (NVIDIA/Mellanox)



\* Bloch et al. Scalable Hierarchical Aggregation Protocol (SHArP): A Hardware Architecture for Efficient Data Reduction

## **Performance of Collectives with SHARP on TACC Frontera**







Number of nodes



Message size

#### **Optimized SHARP designs in MVAPICH2-X**

**Up to 9X** performance improvement with SHARP over MVAPICH2-X default for 1ppn MPI\_Barrier, **6X** for 1ppn MPI\_Reduce and **5X** for 1ppn MPI\_Allreduce

B. Ramesh , K. Suresh , N. Sarkauskas , M. Bayatpour , J. Hashmi , H. Subramoni , and D. K. Panda, Scalable MPI Collectives using SHARP: Large Scale Performance Evaluation on the TACC Frontera System, ExaMPI2020 - Workshop on Exascale MPI 2020, Nov 2020.

Optimized Runtime Parameters: MV2\_ENABLE\_SHARP = 1

## **Benefits of SHARP Allreduce at Application Level**



#### Avg DDOT Allreduce time of HPCG

More details in the talk "Benefits of Streaming Aggregation with SHARPv2 in MVAPICH2, Bharath Ramesh, The Ohio State University on Tuesday (08/24/2020) from 4:30 PM - 5:30 PM EDT

SHARP	support available since MVAPICH2 2.3a

Parameter	Description	Default		
MV2_ENABLE_SHARP=1	Enables SHARP-based collectives	Disabled		
enable-sharp	Configure flag to enable SHARP	Disabled		

- Refer to Running Collectives with Hardware based SHARP support section of MVAPICH2 user guide for more information
- http://mvapich.cse.ohio-state.edu/static/media/mvapich/mvapich2-2.3.6-userguide.html#x1-1050006.27

## **MVAPICH2 Software Family**

Requirements	Library
MPI with Support for InfiniBand, Omni-Path, Ethernet/iWARP and, RoCE (v1/v2)	MVAPICH2
Optimized Support for Microsoft Azure Platform with InfiniBand	MVAPICH2-Azure
Advanced MPI features/support (UMR, ODP, DC, Core-Direct, SHArP, XPMEM), OSU INAM (InfiniBand Network Monitoring and Analysis),	MVAPICH2-X
Advanced MPI features (SRD and XPMEM) with support for Amazon Elastic Fabric Adapter (EFA)	MVAPICH2-X-AWS
Optimized MPI for clusters with NVIDIA GPUs and for GPU-enabled Deep Learning Applications	MVAPICH2-GDR
Energy-aware MPI with Support for InfiniBand, Omni-Path, Ethernet/iWARP and, RoCE (v1/v2)	MVAPICH2-EA
MPI Energy Monitoring Tool	ΟΕΜΤ
InfiniBand Network Analysis and Monitoring	OSU INAM
Microbenchmarks for Measuring MPI and PGAS Performance	ОМВ

## **MVAPICH2-X for MPI and Hybrid MPI + PGAS Applications**

High Performance Parallel Programming Models					
MPI	PGAS	Hybrid MPI + X			
Message Passing Interface	(UPC, OpenSHMEM, CAF, UPC++)	(MPI + PGAS + OpenMP/Cilk)			

	High Performance and Scalable Unified Communication Runtime							
Diverse APIs and Mechanisms								
	Optimized Point- to-point Primitives	Remote Memory Access	Active Messages	Collect Algorit (Blockin Non-Blo	thms ng and	Scalable Job Startup	Fault Tolerance	Introspection & Analysis with OSU INAM
	Support for Modern Networking Technologies (InfiniBand, iWARP, RoCE, Omni-Path)			Supp	oort for Modern N (Intel-Xo	Multi-/Many-cor eon, OpenPower		

- Current Model Separate Runtimes for OpenSHMEM/UPC/UPC++/CAF and MPI
  - Possible deadlock if both runtimes are not progressed
  - Consumes more network resource
- Unified communication runtime for MPI, UPC, UPC++, OpenSHMEM, CAF
  - Available with since 2012 (starting with MVAPICH2-X 1.9)
  - <u>http://mvapich.cse.ohio-state.edu</u>

## **MVAPICH2-X** Feature Table

Features for InfiniBand (OFA-IB-CH3) and RoCE (OFA-RoCE-CH3)	Basic	Basic-XPMEM	Intermediate	Advanced
Architecture Specific Point-to-point and Collective Optimizations for x86, OpenPOWER, and ARM	$\checkmark$	✓	$\checkmark$	$\checkmark$
Optimized Support for PGAS models (UPC, UPC++, OpenSHMEM, CAF) and Hybrid MPI+PGAS models	$\checkmark$	~	~	~
CMA-Aware Collectives	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
Optimized Asynchronous Progress*	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
InfiniBand Hardware Multicast-based MPI_Bcast*+	$\checkmark$		$\checkmark$	$\checkmark$
OSU InfiniBand Network Analysis and Monitoring (INAM)*+				$\checkmark$
XPMEM-based Point-to-Point and Collectives		$\checkmark$	$\checkmark$	$\checkmark$
Direct Connected (DC) Transport Protocol*+			$\checkmark$	$\checkmark$
User mode Memory Registration (UMR)*+				$\checkmark$
On Demand Paging (ODP)*+				$\checkmark$
Core-direct based Collective Offload*+				$\checkmark$
SHARP-based Collective Offload*+				

- \* indicates disabled by default at runtime. Must use appropriate environment variable in MVAPICH2-X user guide to enable it.
- + indicates features only tested with InfiniBand network
## **Overview of MVAPICH2-X Features**

- Direct Connect (DC) Transport
  - Available from MVAPICH2-X 2.3rc1 onwards
- CMA-based Collectives
  - Available from MVAPICH2-X 2.3rc1 onwards
- Asynchronous Progress
  - Available from MVAPICH2-X 2.3rc1 onwards
- XPMEM-based Reduction Collectives
  - Available from MVAPICH2-X 2.3rc1 onwards
- XPMEM-based Non-reduction Collectives
  - Available from MVAPICH2-X 2.3rc2 onwards

## **Impact of DC Transport Protocol on Neuron**

#### Neuron with YuEtAl2012



- Up to 76% benefits over MVAPICH2 for Neuron using Direct Connected transport protocol at scale
  - VERSION 7.6.2 master (f5a1284) 2018-08-15
- Numbers taken on bbpv2.epfl.ch
  - Knights Landing nodes with 64 ppn
  - ./x86\_64/special -mpi -c stop\_time=2000 -c is\_split=1 parinit.hoc
  - Used "runtime" reported by execution to measure performance
- Environment variables used
  - MV2\_USE\_DC=1
  - MV2\_NUM\_DC\_TGT=64
  - MV2\_SMALL\_MSG\_DC\_POOL=96
  - MV2\_LARGE\_MSG\_DC\_POOL=96
  - MV2\_USE\_RDMA\_CM=0

#### Available from MVAPICH2-X 2.3rc2 onwards

#### More details in talk

"Building Brain Circuits: Experiences with shuffling terabytes of data

over MPI", by Matthias Wolf at MUG'20

https://www.youtube.com/watch?v=TFi8O3-Hznw

# **Optimized CMA-based Collectives for Large Messages**



#### Performance of MPI\_Gather on KNL nodes (64PPN)

- Significant improvement over existing implementation for Scatter/Gather with 1MB messages (up to 4x on KNL, 2x on Broadwell, 14x on OpenPower)
- New two-level algorithms for better scalability
- Improved performance for other collectives (Bcast, Allgather, and Alltoall)

S. Chakraborty, H. Subramoni, and D. K. Panda, Contention Aware Kernel-Assisted MPI Collectives for Multi/Many-core Systems, IEEE Cluster '17, BEST Paper Finalist Available since MVAPICH2-X 2.3b

## Benefits of the New Asynchronous Progress Design: Broadwell + InfiniBand



#### <u>P3DFFT</u>

#### High Performance Linpack (HPL)



#### Up to 33% performance improvement in P3DFFT application with <u>448 processes</u> Up to 29% performance improvement in HPL application with <u>896 processes</u>

A. Ruhela, H. Subramoni, S. Chakraborty, M. Bayatpour, P. Kousha, and D.K. Panda, "Efficient design for MPI Asynchronous Progress without Dedicated Resources", Parallel Computing 2019

#### Available since MVAPICH2-X 2.3rc1

#### **Shared Address Space (XPMEM)-based Collectives Design**



- "<u>Shared Address Space</u>"-based true <u>zero-copy</u> Reduction collective designs in MVAPICH2
- Offloaded computation/communication to peers ranks in reduction collective operation
- Up to **4X** improvement for 4MB Reduce and up to **1.8X** improvement for 4M AllReduce

J. Hashmi, S. Chakraborty, M. Bayatpour, H. Subramoni, and D. Panda, Designing Efficient Shared Address Space Reduction Available since MVAPICH2-X 2.3rc1 Collectives for Multi-/Many-cores, International Parallel & Distributed Processing Symposium (IPDPS '18), May 2018.

# **Performance of Non-Reduction Collectives with XPMEM**



• 28 MPI Processes on single dual-socket Broadwell E5-2680v4, 2x14 core processor

## **Application Level Benefits of XPMEM-based Designs**

CNTK AlexNet Training (B.S=default, iteration=50, ppn=28)

MiniAMR (dual-socket, ppn=16)



- Intel XeonCPU E5-2687W v3 @ 3.10GHz (10-core, 2-socket)
- Up to 20% benefits over IMPI for CNTK DNN training using AllReduce
- Up to 27% benefits over IMPI and up to 15% improvement over MVAPICH2 for MiniAMR application kernel

# **MVAPICH2 Software Family**

Requirements	Library
MPI with Support for InfiniBand, Omni-Path, Ethernet/iWARP and, RoCE (v1/v2)	MVAPICH2
Optimized Support for Microsoft Azure Platform with InfiniBand	MVAPICH2-Azure
Advanced MPI features/support (UMR, ODP, DC, Core-Direct, SHArP, XPMEM), OSU INAM (InfiniBand Network Monitoring and Analysis),	MVAPICH2-X
Advanced MPI features (SRD and XPMEM) with support for Amazon Elastic Fabric Adapter (EFA)	MVAPICH2-X-AWS
Optimized MPI for clusters with NVIDIA GPUs and for GPU-enabled Deep Learning Applications	MVAPICH2-GDR
Energy-aware MPI with Support for InfiniBand, Omni-Path, Ethernet/iWARP and, RoCE (v1/v2)	MVAPICH2-EA
MPI Energy Monitoring Tool	OEMT
InfiniBand Network Analysis and Monitoring	OSU INAM
Microbenchmarks for Measuring MPI and PGAS Performance	ОМВ

#### **MPI + CUDA - Naive**

• Data movement in applications with standard MPI and CUDA interfaces

### At Sender:

cudaMemcpy(s\_hostbuf, s\_devbuf, . . .); MPI\_Send(s\_hostbuf, size, . . .);

## At Receiver:

MPI\_Recv(r\_hostbuf, size, . . .); cudaMemcpy(r\_devbuf, r\_hostbuf, . . .);

## High Productivity and Low Performance



## **MPI + CUDA - Advanced**

• Pipelining at user level with non-blocking MPI and CUDA interfaces

## At Sender:

```
for (j = 0; j < pipeline len; j++)
   cudaMemcpyAsync(s hostbuf + j * blk, s devbuf + j *
    blksz, ...);
for (j = 0; j < pipeline len; j++) {
     while (result != cudaSucess) {
        result = cudaStreamQuery(...);
         if(j > 0) MPI Test(...);
     MPI_Isend(s_hostbuf + j * block_sz, blksz . . .);
```

MPI\_Waitall();

#### <<Similar at receiver>>

Low Productivity and High Performance



## **GPU-Aware (CUDA-Aware) MPI Library: MVAPICH2-GPU**

- Standard MPI interfaces used for unified data movement
- Takes advantage of Unified Virtual Addressing (>= CUDA 4.0)
- Overlaps data movement from GPU with RDMA transfers



## CUDA-Aware MPI: MVAPICH2-GDR 1.8-2.3.6 Releases

- Support for MPI communication from NVIDIA GPU device memory
- High performance RDMA-based inter-node point-to-point communication (GPU-GPU, GPU-Host and Host-GPU)
- High performance intra-node point-to-point communication for multi-GPU adapters/node (GPU-GPU, GPU-Host and Host-GPU)
- Taking advantage of CUDA IPC (available since CUDA 4.1) in intra-node communication for multiple GPU adapters/node
- Optimized and tuned collectives for GPU device buffers
- MPI datatype support for point-to-point and collective communication from GPU device buffers
- Unified memory

# **MVAPICH2-GDR: Pre-requisites for OpenPOWER & x86 Systems**

- MVAPICH2-GDR 2.3.6 requires the following software to be installed on your system:
  - 1. Mellanox OFED 3.2 and later
  - 2. NVIDIA Driver 367.48 or later
  - 3. NVIDIA CUDA Toolkit 7.5 and later
  - 4. NVIDIA Peer Memory (nv peer mem) module to enable GPUDirect RDMA (GDR) support
- Strongly Recommended for Best Performance
  - 5. GDRCOPY Library by NVIDIA: <u>https://github.com/NVIDIA/gdrcopy</u>
- Comprehensive Instructions can be seen from the MVAPICH2-GDR User Guide:
  - <u>http://mvapich.cse.ohio-state.edu/userguide/gdr/</u>

# **MVAPICH2-GDR: Download and Setup on OpenPOWER & x86 Systems**

- Simple Installation steps for both systems
- Pick the right MVAPICH2-GDR RPM from Downloads page:
  - <u>http://mvapich.cse.ohio-state.edu/downloads/</u>
  - e.g. <u>http://mvapich.cse.ohio-state.edu/download/mvapich/gdr/2.3/mofed4.5/mvapich2-gdr-mcast.cuda10.0.mofed4.5.gnu4.8.5-2.3.6-1.el7.x86\_64.rpm</u> (== <mv2-gdr-rpm-name>.rpm)
- \$ wget http://mvapich.cse.ohio-state.edu/download/mvapich/gdr/2.3/<mv2-gdr-rpm-name>.rpm <u>Root Users:</u>
- \$ rpm -Uvh --nodeps <mv2-gdr-rpm-name>.rpm

Non-Root Users:

- \$ rpm2cpio <mv2-gdr-rpm-name>.rpm | cpio id
- Contact MVAPICH help list with any questions related to the package <u>mvapich-help@cse.ohio-state.edu</u>

# **ROCE and Optimized Collectives Support**

- RoCE V1 and V2 support
- RDMA\_CM connection support
- CUDA-Aware Collective Tuning
  - Point-point Tuning (available since MVAPICH2-GDR 2.0)
    - Tuned thresholds for the different communication patterns and features
    - Depending on the system configuration (CPU, HCA and GPU models)
  - Tuning Framework for GPU based collectives
    - Select the best algorithm depending on message size, system size and system configuration
    - Support for Bcast and Gather operations for different GDR-enabled systems
- Available since MVAPICH2-GDR 2.2RC1 release

#### **MVAPICH2-GDR 2.3.6**

- Released on 08/12/2021
- Major Features and Enhancements
  - Based on MVAPICH2 2.3.6
  - Added support for 'on-the-fly' compression of point-to-point messages used for GPU-to-GPU communication
    - Applicable to NVIDIA GPUs
  - Added NCCL communication substrate for various MPI collectives
    - Support for hybrid communication protocols using NCCL-based, CUDA-based, and IB verbsbased primitives
    - MPI\_Allreduce, MPI\_Reduce, MPI\_Allgather, MPI\_Allgatherv, MPI\_Alltoall, MPI\_Alltoallv, MPI\_Scatter, MPI\_Scatterv, MPI\_Gatherv, MPI\_Gatherv, and MPI\_Bcast
  - Full support for NVIDIA DGX, NVIDIA DGX-2 V-100, and NVIDIA DGX-2 A-100 systems
    - Enhanced architecture detection, process placement and HCA selection
    - Enhanced intra-node and inter-node point-to-point tuning
    - Enhanced collective tuning
  - Introduced architecture detection, point-to-point tuning and collective tuning for ThetaGPU @ANL
  - Enhanced point-to-point and collective tuning for NVIDIA GPUs on Frontera @TACC, Lassen @LLNL, and Sierra @LLNL
  - Enhanced point-to-point and collective tuning for Mi50 and Mi60 AMD GPUs on Corona @LLNL

- Added several new MPI\_T PVARs
- Added support for CUDA 11.3
- Added support for ROCm 4.1
- Enhanced output for runtime variable MV2\_SHOW\_ENV\_INFO
- Tested with Horovod and common DL Frameworks
  - TensorFlow, PyTorch, and MXNet
- Tested with MPI4Dask 0.2
  - MPI4Dask is a custom Dask Distributed package with MPI support
- Tested with MPI4cuML 0.1
  - MPI4cuML is a custom cuML package with MPI support

## **Tuning GDRCOPY Designs in MVAPICH2-GDR**

Parameter	Significance	Default	Notes
MV2_USE_GDRCOPY	<ul> <li>Enable / Disable GDRCOPY- based designs</li> </ul>	1 (Enabled)	• Always enable
MV2_GDRCOPY_LIMIT	<ul> <li>Controls messages size until which GDRCOPY is used</li> </ul>	8 KByte	<ul> <li>Tune for your system</li> <li>GPU type, host architecture.</li> <li>Impacts the eager performance</li> </ul>
MV2_GPUDIRECT_GDR COPY_LIB	<ul> <li>Path to the GDRCOPY library</li> </ul>	Unset	• Always set
MV2_USE_GPUDIRECT_ D2H_GDRCOPY_LIMIT	<ul> <li>Controls messages size until which GDRCOPY is used at sender</li> </ul>	16Bytes	<ul> <li>Tune for your systems</li> <li>CPU and GPU type</li> </ul>

- Refer to Tuning and Usage Parameters section of MVAPICH2-GDR user guide for more information
- <u>http://mvapich.cse.ohio-state.edu/userguide/gdr/#\_tuning\_and\_usage\_parameters</u>

## **Tuning Loopback Designs in MVAPICH2-GDR**

Parameter	Significance	Default	Notes
MV2_USE_GPUDIRECT_ LOOPBACK	<ul> <li>Enable / Disable</li> <li>LOOPBACK-based designs</li> </ul>	1 (Enabled)	<ul> <li>Always enable</li> </ul>
MV2_GPUDIRECT_LOO PBACK_LIMIT	<ul> <li>Controls messages size until which LOOPBACK is used</li> </ul>	8 KByte	<ul> <li>Tune for your system</li> <li>GPU type, host architecture and HCA. Impacts the eager performance</li> <li>Sensitive to the P2P issue</li> </ul>

- Refer to Tuning and Usage Parameters section of MVAPICH2-GDR user guide for more information
- <u>http://mvapich.cse.ohio-state.edu/userguide/gdr/#\_tuning\_and\_usage\_parameters</u>

#### **Tuning GPUDirect RDMA (GDR) Designs in MVAPICH2-GDR**

Parameter	Significance	Default	Notes
MV2_USE_GPUDIRECT	<ul> <li>Enable / Disable GDR-based designs</li> </ul>	1 (Enabled)	Always enable
MV2_GPUDIRECT_LIMIT	<ul> <li>Controls messages size until which GPUDirect RDMA is used</li> </ul>	8 KByte	<ul> <li>Tune for your system</li> <li>GPU type, host architecture and CUDA version: impact pipelining overheads and P2P bandwidth bottlenecks</li> </ul>
MV2_USE_GPUDIRECT_ RECEIVE_LIMIT	<ul> <li>Controls messages size until which 1 hop design is used (GDR Write at the receiver)</li> </ul>	256KBytes	<ul> <li>Tune for your system</li> <li>GPU type, HCA type and configuration</li> </ul>

- Refer to Tuning and Usage Parameters section of MVAPICH2-GDR user guide for more information
- <u>http://mvapich.cse.ohio-state.edu/userguide/gdr/#\_tuning\_and\_usage\_parameters</u>

# **Application-Level Evaluation (HOOMD-blue)**

#### **64K Particles**

256K Particles



- Platform: Wilkes (Intel Ivy Bridge + NVIDIA Tesla K20c + Mellanox Connect-IB)
- HoomDBlue Version 1.0.5
  - GDRCOPY enabled: MV2\_USE\_CUDA=1 MV2\_IBA\_HCA=mlx5\_0 MV2\_IBA\_EAGER\_THRESHOLD=32768 MV2\_VBUF\_TOTAL\_SIZE=32768 MV2\_USE\_GPUDIRECT\_LOOPBACK\_LIMIT=32768 MV2\_USE\_GPUDIRECT\_GDRCOPY=1 MV2\_USE\_GPUDIRECT\_GDRCOPY\_LIMIT=16384

## **MPI Datatype support in MVAPICH2**

- Datatypes support in MPI
  - Operate on customized datatypes to improve productivity
  - Enable MPI library to optimize non-contiguous data

#### At Sender:

```
MPI_Type_vector (n_blocks, n_elements, stride, old_type, &new_type);
MPI_Type_commit(&new_type);
```

... MPI\_Send(s\_buf, size, new\_type, dest, tag, MPI\_COMM\_WORLD);

- Inside MVAPICH2
  - Use datatype specific CUDA Kernels to pack data in chunks
  - Efficiently move data between nodes using RDMA
  - In progress currently optimizes vector and hindexed datatypes
  - Transparent to the user

H. Wang, S. Potluri, D. Bureddy, C. Rosales and D. K. Panda, GPU-aware MPI on RDMA-Enabled Clusters: Design, Implementation and Evaluation, IEEE Transactions on Parallel and Distributed Systems, Accepted for Publication.

#### **MPI Datatype Processing (Computation Optimization )**

- Comprehensive support
  - Targeted kernels for regular datatypes vector, subarray, indexed\_block
  - Generic kernels for all other irregular datatypes
- Separate non-blocking stream for kernels launched by MPI library
  - Avoids stream conflicts with application kernels
- Flexible set of parameters for users to tune kernels
  - Vector
    - MV2\_CUDA\_KERNEL\_VECTOR\_TIDBLK\_SIZE
    - MV2\_CUDA\_KERNEL\_VECTOR\_YSIZE
  - Subarray
    - MV2\_CUDA\_KERNEL\_SUBARR\_TIDBLK\_SIZE
    - MV2\_CUDA\_KERNEL\_SUBARR\_XDIM
    - MV2\_CUDA\_KERNEL\_SUBARR\_YDIM
    - MV2\_CUDA\_KERNEL\_SUBARR\_ZDIM
  - Indexed\_block
    - MV2\_CUDA\_KERNEL\_IDXBLK\_XDIM

#### **Performance of Stencil3D (3D subarray)**

Stencil3D communication kernel on 2 GPUs with various X, Y, Z dimensions using MPI\_Isend/Irecv

- DT: Direct Transfer, TR: Targeted Kernel
- Optimized design gains up to 15%, 15% and 22% compared to TR, and more than 86% compared to DT on X, Y and Z respectively





#### **MPI Datatype Processing (Communication Optimization)**

#### **Common Scenario**

MPI\_Isend (A,.. Datatype,...) MPI\_Isend (B,.. Datatype,...) MPI\_Isend (C,.. Datatype,...) MPI\_Isend (D,.. Datatype,...) ...

MPI\_Waitall (...);

\*A, B...contain non-contiguous MPI Datatype

## Waste of computing resources on CPU and GPU



#### **Application-Level Evaluation (Cosmo) and Weather Forecasting in Switzerland**



- 2X improvement on 32 GPUs nodes
- 30% improvement on 96 GPU nodes (8 GPUs/node)

#### On-going collaboration with CSCS and MeteoSwiss (Switzerland) in co-designing MV2-GDR and Cosmo Application

C. Chu, K. Hamidouche, A. Venkatesh, D. Banerjee, H. Subramoni, and D. K. Panda, Exploiting Maximal Overlap for Non-Contiguous Data Movement Processing on Modern GPU-enabled Systems, IPDPS'16 3000

2500

2000

1500 ŝ

1000

500

Cosmo model: http://www2.cosmo-model.org/content

/tasks/operational/meteoSwiss/

MSL)

#### **MVAPICH2-GDR: Enhanced Derived Datatype**

- Kernel-based and GDRCOPY-based one-shot packing for inter-socket and inter-node communication
- Zero-copy (packing-free) for GPUs with peer-to-peer direct access over PCIe/NVLink



### **MVAPICH2-GDR: "On-the-fly" Compression – Motivation**

- For HPC and data science applications on modern GPU clusters
  - With larger problem sizes, applications exchange orders of magnitude more data on the network
  - Leads to significant increase in communication times for these applications on larger scale (AWP-ODC)
  - On modern HPC systems, there is **disparity** between intra-node and inter-node GPU communication bandwidths that prevents efficient scaling of applications on larger GPU systems
  - CUDA-Aware MPI libraries saturate the bandwidth of IB network
  - **Compression** can reduce the data size and lower the pressure on network with limited bandwidth



[1] K. S. Khorassani, C.-H. Chu, H. Subramoni, and D. K. Panda, "Performance Evaluation of MPI Libraries on GPU-enabled OpenPOWER Architectures: Early Experiences", in International Workshop on Open-POWER for HPC (IWOPH 19) at the 2019 ISC High Performance Conference, 2018.

**Network Based Computing Laboratory** 

## **Install Supporting Libraries for "On-the-fly" Compression Support**

- MPC
  - Installation (Built-in with MVAPICH2-GDR)
  - Runtime parameters

MV2\_USE\_CUDA=1 MV2\_USE\_COMPRESSION=1 MV2\_COMPRESSION\_ALGORITHM=1

- ZFP
  - Installation

>git clone git@scm.nowlab.cse.ohio-state.edu:zhou.2595/zfp\_compression.git --branch MPI-on-the-fly
>cd zfp\_compression && mkdir build && cd build
>module load cuda/<CUDA\_VERSION>
>cmake .. -DCMAKE\_INSTALL\_PREFIX=PATH\_TO\_ZFP/zfp -DZFP\_WITH\_CUDA=ON
>make -j8 && make install

- Runtime parameters

export LD\_LIBRARY\_PATH="PATH\_TO\_ZFP/zfp/lib64:\$LD\_LIBRARY\_PATH" MV2\_USE\_CUDA=1\_MV2\_USE\_COMPRESSION=1\_MV2\_COMPRESSION\_ALGORITHM=2

## **Tuning "On-the-fly" Compression Support in MVAPICH2-GDR**

Parameter	Default value	Notes
MV2_USE_COMPRESSION	0	Enable compression
MV2_COMPRESSION_ALGORITHM	1	1: Use MPC compression 2: Use ZFP compression
MV2_COMPRESSION_THRESHOLD	524288	Threshold of using compression for inter-node pt2pt GPU communication
MV2_COMPRESSION_THRESHOLD_INTRA	524288	Threshold of using compression for intra-node pt2pt GPU communication
MV2_COMPRESSION_DIMENSION	Depends on compression library	Dimensionality of input data [1, 31]: For MPC compression 1: For ZFP compression
MV2_COMPRESSION_ZFP_RATE	8	Compressed bits/value [1, 32]: For ZFP compression only

### Performance with "On-the-fly" Compression Support in MVAPICH2-GDR

- Weak-Scaling of HPC application **AWP-ODC** on Lassen cluster (V100 nodes) [1]
- MPC-OPT achieves up to +18% GPU computing flops, -15% runtime per timestep
- ZFP-OPT achieves up to +35% GPU computing flops, -26% runtime per timestep





# **Collectives Performance on DGX2-A100 – Small Message**



Bcast (4 nodes, 8 ppn, 32 GPUs)

256

1K

1K

4K

4K

16K

16K

# **Collectives Performance on DGX2-A00 – Large Message**

Allgather (4 nodes, 8 ppn, 32 GPUs) 12000 MVAPICH2-GDR 2.3.6 --- NCCL 10000 8000 Latency (us) 6000 4000 2000 0 32K 128K 512K 2M 8M Size (bytes) Reduce (4 nodes, 8 ppn, 32 GPUs) 9000 8000 MVAPICH2-GDR 2.3.6 — NCCL 7000 Latency (us) 6000 5000 4000 3000 2000 1000 Ω 8M 32K 128K 512K 2M 128M 512M 32M

Size (bytes)

Bcast (4 nodes, 8 ppn, 32 GPUs) 10000 MVAPICH2-GDR 2.3.6 — NCCL 8000 Latency (us) 0009 0009 2000 0 128K 8M 32M 128M 512M 32K 512K 2M Size (bytes) Allreduce (4 nodes, 8 ppn, 32 GPUs) 35000 MVAPICH2-GDR 2.3.6 — NCCL 30000 25000 20000 15000 10000 5000 32K 128K 512K 2M 8M 32M 128M 512M

Size (bytes)

Latency (us)

## **MVAPICH2-GDR: MPI\_Allreduce at Scale (ORNL Summit)**

- Optimized designs in MVAPICH2-GDR offer better performance for most cases
- MPI\_Allreduce (MVAPICH2-GDR) vs. ncclAllreduce (NCCL2) up to 1,536 GPUs



Systems, "ICS-2020, June-July 2020.

#### **ROCm-aware MVAPICH2-GDR - Support for AMD GPUs**



on Tuesday (08/24/2020) @ 4:30 PM EDT

#### Inter-Node Point-to-Point Latency



Message Size (Bytes)

Corona Cluster @ LLNL - ROCm-4.3.0 (mi50 AMD GPUs) Available with MVAPICH2-GDR 2.3.5+ & OMB v5.7+

K. Khorassani, J. Hashmi, C. Chu, C. Chen, H. Subramoni, D. Panda Designing a ROCm-aware MPI Library for AMD GPUs: Early Experiences - ISC HIGH PERFORMANCE 2021, Jun 2021.

## **Applications-Level Tuning: Compilation of Best Practices**

- MPI runtime has many parameters
- Tuning a set of parameters can help you to extract higher performance
- Compiled a list of such contributions through the MVAPICH Website
  - <u>http://mvapich.cse.ohio-state.edu/best\_practices/</u>
- Initial list of applications
  - Amber
  - HoomDBlue
  - HPCG
  - Lulesh
  - MILC
  - Neuron
  - SMG2000
  - Cloverleaf
  - SPEC (LAMMPS, POP2, TERA\_TF, WRF2)
- Soliciting additional contributions, send your results to mvapich-help at cse.ohio-state.edu.
- We will link these results with credits to you.

#### **Amber: Impact of Tuning Eager Threshold**



#### Data Submitted by: Dong Ju Choi @ UCSD

- Tuning the Eager threshold has a significant impact on application performance by avoiding the synchronization of rendezvous protocol and thus yielding better communication computation overlap
- 19% improvement in overall execution time at256 processes
- Library Version: MVAPICH2 2.2
- MVAPICH Flags used
  - MV2\_IBA\_EAGER\_THRESHOLD=131072
  - MV2\_VBUF\_TOTAL\_SIZE=131072
- Input files used
  - Small: MDIN
  - Large: <u>PMTOP</u>
#### **MiniAMR: Impact of Tuning Eager Threshold**



#### MiniAMR

- Tuning the Eager threshold has a significant impact on application performance by avoiding the synchronization of rendezvous protocol and thus yielding better communication computation overlap
- 8% percent reduction in total communication time
- Library Version: MVAPICH2 2.2
- MVAPICH Flags used
  - MV2\_IBA\_EAGER\_THRESHOLD=32768
  - MV2\_VBUF\_TOTAL\_SIZE=32768

Data Submitted by Karen Tomko @ OSC and Dong Ju Choi @ UCSD

#### **SMG2000: Impact of Tuning Transport Protocol**



- UD-based transport protocol selection benefits the SMG2000 application
- 22% and 6% on 1,024 and 4,096 cores, respectively
- Library Version: MVAPICH2 2.1
- MVAPICH Flags used
  - MV2\_USE\_ONLY\_UD=1
- System Details
  - Stampede@ TACC
  - Sandybridge architecture with dual 8-cores nodes and ConnectX-3 FDR network

#### **Neuron: Impact of Tuning Transport Protocol**



- UD-based transport protocol selection benefits the SMG2000 application
- 15% and 27% improvement is seen for 768 and 1,024 processes respectively
- Library Version: MVAPICH2 2.2
- MVAPICH Flags used
  - MV2\_USE\_ONLY\_UD=1
- Input File
  - <u>YuEtAl2012</u>
- System Details
  - Comet@SDSC
  - Haswell nodes with dual 12-cores socket per node and Mellanox FDR (56 Gbps) network.

### HPCG: Impact of Collective Tuning for MPI+OpenMP Programming Model



- Partial subscription nature of hybrid MPI+OpenMP programming requires a new level of collective tuning
  - For PPN=2 (Processes Per Node), the tuned version of MPI\_Reduce shows 51% improvement on 2,048 cores
- 24% improvement on 512 cores
  - 8 OpenMP threads per MPI processes
- Library Version: MVAPICH2 2.1
- MVAPICH Flags used
  - The tuning parameters for hybrid MPI+OpenMP programming models is on by default from MVAPICH2-2.1 onward
- System Details
  - Stampede@ TACC
  - Sandybridge architecture with dual 8-cores nodes and ConnectX-3 FDR network

Data Submitted by Jerome Vienne and Carlos Rosales-Fernandez @ TACC

#### **HOOMD-blue: Impact of GPUDirect RDMA Based Tuning**



- HOOMD-blue is a Molecular Dynamics simulation using a custom force field.
- GPUDirect specific features selection and tuning significantly benefit the HOOMD-blue application. We observe a factor of 2X improvement on 32 GPU nodes, with both 64K and 256K particles
- Library Version: MVAPICH2-GDR 2.2
- MVAPICH-GDR Flags used
  - MV2\_USE\_CUDA=1
  - MV2\_USE\_GPUDIRECT=1
  - MV2\_GPUDIRECT\_GDRCOPY=1
- System Details
  - Wilkes@Cambridge
  - 128 Ivybridge nodes, each node is a dual 6cores socket with Mellanox FDR

#### **Application Scalability on Skylake and KNL with Omni-Path**



Courtesy: Mahidhar Tatineni @SDSC, Dong Ju (DJ) Choi@SDSC, and Samuel Khuvis@OSC ---- Testbed: TACC Stampede2 using MVAPICH2-2.3b

*Runtime parameters: MV2\_SMPI\_LENGTH\_QUEUE=524288 PSM2\_MQ\_RNDV\_SHM\_THRESH=128K PSM2\_MQ\_RNDV\_HFI\_THRESH=128K* 

MUG'21

#### SPEC MPI 2007 Benchmarks: Broadwell + InfiniBand



**MVAPICH2-X** outperforms Intel MPI by up to 31%

Configuration: 448 processes on 16 Intel E5-2680v4 (Broadwell) nodes having 28 PPN and interconnected

with 100Gbps Mellanox MT4115 EDR ConnectX-4 HCA

Execution Time in (s)

## **MVAPICH2 – Plans for Exascale**

- Performance and Memory scalability toward 1-10M cores
- Hybrid programming (MPI + OpenSHMEM, MPI + UPC, MPI + CAF ...)
  - MPI + Task\*
- Enhanced Optimization for GPU Support and Accelerators
- Taking advantage of advanced features of Mellanox InfiniBand
  - Tag Matching\*
  - Adapter Memory\*
  - Bluefield based offload\*
- Enhanced communication schemes for upcoming architectures
  - ROCm
  - Intel Optane\*
  - BlueField\*
  - CAPI\*
- Extended topology-aware collectives
- Extended Energy-aware designs and Virtualization Support
- Extended Support for MPI Tools Interface (as in MPI 3.0)
- Extended FT support
- Support for \* features will be available in future MVAPICH2 Releases

#### For More Details on other MVAPICH2 Libraries/Features

- MPI\_T Support
  - More details in the talk "Performance Engineering using MVAPICH and TAU" by Sameer Shende (Paratools/UO) on Tuesday (08/24/2021) from 3:30 PM - 4:00 PM EDT
- MVAPICH2-Azure
  - More details in the talk "MVAPICH2 on Microsoft Azure HPC" by Jithin Jose (Microsoft, Azure) on Tuesday (08/24/2021) from 2:30
     PM 3:00 PM EDT
- MVAPICH2-AWS
  - More details in the talk "Service options and hardware choices for HPC on AWS" by Matt Koop (AWS) on Tuesday (08/24/2021)
     from 3:00 PM 3:30 PM EDT
- MVAPICH2-Spack
  - More details in the talk "Some updates on binary cache handling in Spack" by Todd Gamblin, Lawrence Livermore National Laboratory on Wednesday (08/25/2021) from 1:30 PM - 2:00 PM EDT
- Integration of MVAPICH2 into RHEL
  - More details in the talk "Integration MVAPICH2 into RedHat Enterprise Linux" by Honggang Li, Redhat, on Wednesday (08/25/2021)
     from 2:00 PM 2:20 PM EDT
- Other upcoming MVAPICH2 features
  - More details in the series of Short Presentations by our students Tuesday (08/24/2021) from 4:30 PM 5:30 PM EDT and Wednesday (8/25/2021) from 4:00 PM to 5:00 PM

#### **Funding Acknowledgments**

#### Funding Support by





#### Acknowledgments to all the Heroes (Past/Current Students and Staffs)

<ul> <li><i>Current Students (Graduate)</i></li> <li>Q. Anthony (Ph.D.)</li> <li>M. Bayatpour (Ph.D.)</li> <li>CC. Chun (Ph.D.)</li> <li>A. Jain (Ph.D.)</li> <li>K. S. Khorassani (Ph.D.)</li> </ul>	<ul> <li>P. Kousha (Ph.D.)</li> <li>N. S. Kumar (M.S.)</li> <li>B. Ramesh (Ph.D.)</li> <li>K. K. Suresh (Ph.D.)</li> <li>N. Sarkauskas (Ph.D.)</li> </ul>	<ul> <li>S. Srivastava (M.S.)</li> <li>A. H. Tu (Ph.D.)</li> <li>S. Xu (Ph.D.)</li> <li>Q. Zhou (Ph.D.)</li> </ul>	Current Research Scientists – A. Shafi – H. Subramoni Current Senior Research Associate – J. Hashmi	<ul> <li><i>Current Software Engineers</i></li> <li>A. Reifsteck</li> <li>N. Shineman</li> </ul> <i>Current Research Specialist</i> <ul> <li>J. Smith</li> </ul>
Past Students-A. Awan (Ph.D.)-A. Augustine (M.S.)-P. Balaji (Ph.D.)-R. Biswas (M.S.)-S. Bhagvat (M.S.)-A. Bhat (M.S.)-D. Buntinas (Ph.D.)-L. Chai (Ph.D.)-B. Chandrasekharan (M.S.)-S. Chakraborthy (Ph.D.)-N. Dandapanthula (M.S.)-V. Dhanraj (M.S.)-CH. Chu (Ph.D.)Past Post-Docs-D. Banerjee-X. Besseron-M. S. Ghazimeersaeed	<ul> <li>T. Gangadharappa (M.S.)</li> <li>K. Gopalakrishnan (M.S.)</li> <li>J. Hashmi (Ph.D.)</li> <li>W. Huang (Ph.D.)</li> <li>W. Jiang (M.S.)</li> <li>J. Jose (Ph.D.)</li> <li>M. Kedia (M.S.)</li> <li>S. Kini (M.S.)</li> <li>M. Koop (Ph.D.)</li> <li>K. Kulkarni (M.S.)</li> <li>K. Kulkarni (M.S.)</li> <li>R. Kumar (M.S.)</li> <li>S. Krishnamoorthy (M.S.)</li> <li>K. Kandalla (Ph.D.)</li> <li>M. Li (Ph.D.)</li> <li>HW. Jin</li> <li>J. Lin</li> <li>M. Luo</li> </ul>	<ul> <li>P. Lai (M.S.)</li> <li>J. Liu (Ph.D.)</li> <li>M. Luo (Ph.D.)</li> <li>A. Mamidala (Ph.D.)</li> <li>G. Marsh (M.S.)</li> <li>V. Meshram (M.S.)</li> <li>V. Meshram (M.S.)</li> <li>A. Moody (M.S.)</li> <li>S. Naravula (Ph.D.)</li> <li>R. Noronha (Ph.D.)</li> <li>K. Noronha (Ph.D.)</li> <li>S. Pai (M.S.)</li> <li>S. Potluri (Ph.D.)</li> <li>K. Raj (M.S.)</li> <li>K. Raj (M.S.)</li> <li>E. Mancini</li> <li>K. Manian</li> <li>S. Marcarelli</li> </ul>	<ul> <li>R. Rajachandrasekar (Ph.D.)</li> <li>D. Shankar (Ph.D.)</li> <li>G. Santhanaraman (Ph.D.)</li> <li>N. Sarkauskas (B.S.)</li> <li>A. Singh (Ph.D.)</li> <li>J. Sridhar (M.S.)</li> <li>S. Sur (Ph.D.)</li> <li>H. Subramoni (Ph.D.)</li> <li>K. Vaidyanathan (Ph.D.)</li> <li>K. Vaidyanathan (Ph.D.)</li> <li>J. Wu (Ph.D.)</li> <li>J. Wu (Ph.D.)</li> <li>J. Zhang (Ph.D.)</li> <li>A. Ruhela</li> <li>J. Vienne</li> <li>H. Wang</li> </ul>	<ul> <li><i>Past Research Scientists</i></li> <li>K. Hamidouche</li> <li>S. Sur</li> <li>X. Lu</li> </ul> <i>Past Programmers</i> <ul> <li>D. Bureddy</li> <li>J. Perkins</li> </ul> <i>Past Research Specialist</i> <ul> <li>M. Arnold</li> </ul>

MUG'21

# **Thank You!**

panda@cse.ohio-state.edu



Network-Based Computing Laboratory http://nowlab.cse.ohio-state.edu/



The High-Performance MPI/PGAS Project http://mvapich.cse.ohio-state.edu/



High-Performance Big Data

The High-Performance Big Data Project <u>http://hibd.cse.ohio-state.edu/</u>



The High-Performance Deep Learning Project <u>http://hidl.cse.ohio-state.edu/</u>