How to Boost the Performance of Your MPI and PGAS Applications with MVAPICH2 Libraries

A Tutorial at the MVAPICH User Group (MUG) Meeting ’18

by

The MVAPICH Team
The Ohio State University
E-mail: panda@cse.ohio-state.edu
http://mvapich.cse.ohio-state.edu/
Parallel Programming Models Overview

- Programming models provide abstract machine models
- Models can be mapped on different types of systems
  - e.g. Distributed Shared Memory (DSM), MPI within a node, etc.
- PGAS models and Hybrid MPI+PGAS models are gradually receiving importance
Supporting Programming Models for Multi-Petaflop and Exaflop Systems: Challenges

**Application Kernels/Applications**

**Middleware**

**Programming Models**

MPI, PGAS (UPC, Global Arrays, OpenSHMEM), CUDA, OpenMP, OpenACC, Cilk, Hadoop (MapReduce), Spark (RDD, DAG), etc.

**Communication Library or Runtime for Programming Models**

- Point-to-point Communication
- Collective Communication
- Energy-Awareness
- Synchronization and Locks
- I/O and File Systems
- Fault Tolerance

**Networking Technologies**

(InfiniBand, 40/100GigE, Aries, and Omni-Path)

**Multi-/Many-core Architectures**

**Accelerators (GPU and MIC)**

Co-Design Opportunities and Challenges across Various Layers

Performance

Scalability

Resilience
Designing (MPI+X) for Exascale

- Scalability for million to billion processors
  - Support for highly-efficient inter-node and intra-node communication (both two-sided and one-sided)

- Scalable Collective communication
  - Offloaded
  - Non-blocking
  - Topology-aware

- Balancing intra-node and inter-node communication for next generation multi-/many-core (128-1024 cores/node)
  - Multiple end-points per node

- Support for efficient multi-threading

- Integrated Support for GPGPUs and Accelerators

- Fault-tolerance/resiliency

- QoS support for communication and I/O

- Support for Hybrid MPI+PGAS programming
  - MPI + OpenMP, MPI + UPC, MPI + OpenSHMEM, CAF, MPI + UPC++...

- Virtualization

- Energy-Awareness
Overview of the MVAPICH2 Project

- High Performance open-source MPI Library for InfiniBand, Omni-Path, Ethernet/iWARP, and RDMA over Converged Ethernet (RoCE)
  - MVAPICH (MPI-1), MVAPICH2 (MPI-2.2 and MPI-3.1), Started in 2001, First version available in 2002
  - MVAPICH2-X (MPI + PGAS), Available since 2011
  - Support for GPGPUs (MVAPICH2-GDR) and MIC (MVAPICH2-MIC), Available since 2014
  - Support for Virtualization (MVAPICH2-Virt), Available since 2015
  - Support for Energy-Awareness (MVAPICH2-EA), Available since 2015
  - Support for InfiniBand Network Analysis and Monitoring (OSU INAM) since 2015
  - Used by more than 2,925 organizations in 86 countries
  - More than 484,000 (> 0.48 million) downloads from the OSU site directly
  - Empowering many TOP500 clusters (Jul '18 ranking)
    - 2nd ranked 10,649,640-core cluster (Sunway TaihuLight) at NSC, Wuxi, China
    - 12th, 556,104 cores (Oakforest-PACS) in Japan
    - 15th, 367,024 cores (Stampede2) at TACC
    - 24th, 241,108-core (Pleiades) at NASA and many others
  - Available with software stacks of many vendors and Linux Distros (RedHat and SuSE)
  - [http://mvapich.cse.ohio-state.edu](http://mvapich.cse.ohio-state.edu)
- Empowering Top500 systems for over a decade
Architecture of MVAPICH2 Software Family

High Performance Parallel Programming Models

- Message Passing Interface (MPI)
- PGAS (UPC, OpenSHMEM, CAF, UPC++)
- Hybrid --- MPI + X (MPI + PGAS + OpenMP/Cilk)

High Performance and Scalable Communication Runtime

Diverse APIs and Mechanisms

- Point-to-point Primitives
- Collectives Algorithms
- Job Startup
- Energy-Awareness
- Remote Memory Access
- I/O and File Systems
- Fault Tolerance
- Virtualization
- Active Messages
- Introspection & Analysis

Support for Modern Networking Technology
(InfiniBand, iWARP, RoCE, Omni-Path)

- Transport Protocols
  - RC
  - XRC
  - UD
  - DC
- Modern Features
  - UMR
  - ODP
  - SR-IOV
  - Multi Rail

Support for Modern Multi-/Many-core Architectures
(Intel-Xeon, OpenPOWER, Xeon-Phi (MIC, KNL), NVIDIA GPGPU)

- Transport Mechanisms
  - Shared Memory
  - CMA
  - IVSHMEM
  - XPMEM*
- Modern Features
  - NVLink*
  - CAPI*

* Upcoming
## MVAPICH2 Software Family

<table>
<thead>
<tr>
<th>Requirements</th>
<th>Library</th>
</tr>
</thead>
<tbody>
<tr>
<td>MPI with IB, iWARP, Omni-Path, and RoCE</td>
<td>MVAPICH2</td>
</tr>
<tr>
<td>MPI with IB, RoCE &amp; GPU and Support for Deep Learning</td>
<td>MVAPICH2-GDR</td>
</tr>
<tr>
<td>InfiniBand Network Analysis and Monitoring</td>
<td>OSU INAM</td>
</tr>
<tr>
<td>Microbenchmarks for Measuring MPI and PGAS Performance</td>
<td>OMB</td>
</tr>
</tbody>
</table>
MVAPICH2 2.3-GA

• Released on 07/23/2018

• Major Features and Enhancements
  – Based on MPICH v3.2.1
  – Introduce basic support for executing MPI jobs in Singularity
  – Improve performance for MPI-3 RMA operations
  – Enhancements for Job Startup
    • Improved job startup time for OFA-IB-CH3, PSM-CH3, and PSM2-CH3
    • On-demand connection management for PSM-CH3 and PSM2-CH3 channels
    • Enhance PSM-CH3 and PSM2-CH3 job startup to use non-blocking PMI calls
    • Introduce capability to run MPI jobs across multiple InfiniBand subnets
  – Enhancements to point-to-point operations
    • Enhance performance of point-to-point operations for CH3-Gen2 (InfiniBand), CH3-PSM, and CH3-PSM2 (Omni-Path) channels
    • Improve performance for Intra- and Inter-node communication for OpenPOWER architecture
    • Enhanced tuning for OpenPOWER, Intel Skylake and Cavium ARM (ThunderX) systems
    • Improve performance for host-based transfers when CUDA is enabled
    • Improve support for large processes per node and hugepages on SMP systems
  – Enhancements to collective operations
    • Enhanced performance for Allreduce, Reduce_scatter_block, Allgather, Allgatherv
      – Thanks to Danielle Sikich and Adam Moody @ LLNL for the patch
    • Add support for non-blocking Allreduce using Mellanox SHARP
      – Enhance tuning framework for Allreduce using SHARP
    • Enhanced collective tuning for IBM POWER8, IBM POWER9, Intel Skylake, Intel KNL, Intel Broadwell
  – Enhancements to process mapping strategies and automatic architecture/network detection
    • Improve performance of architecture detection on high core-count systems
    • Enhanced architecture detection for OpenPOWER, Intel Skylake and Cavium ARM (ThunderX) systems
    • New environment variable MV2_THREADS_BINDING_POLICY for multi-threaded MPI and MPI+OpenMP applications
    • Support ‘spread’, ‘bunch’, ‘scatter’, ‘linear’ and ‘compact’ placement of threads
      – Warn user if oversubscription of core is detected
    • Enhance MV2_SHOW_CPU_BINDING to enable display of CPU bindings on all nodes
    • Added support for MV2_SHOW_CPU_BINDING to display number of OMP threads
    • Added logic to detect heterogeneous CPU/HFI configurations in PSM-CH3 and PSM2-CH3 channels
      – Thanks to Matias Cabral@Intel for the report
    • Enhanced HFI selection logic for systems with multiple Omni-Path HFIs
    • Introduce run time parameter MV2_SHOW_HCA_BINDING to show process to HCA bindings
  – Miscellaneous enhancements and improved debugging and tools support
    • Enhance support for MPI_T_PVARs and CVARs
    • Enhance debugging support for PSM-CH3 and PSM2-CH3 channels
    • Update to hwloc version 1.11.9
    • Tested with CLANG v5.0.0
Presentation Overview

- Job start-up
- Point-to-point Inter-node Protocol
- Transport Type Selection
- Multi-rail
- Process Mapping and Point-to-point Intra-node Protocols
- Collectives
- MPI_T Support
Towards High Performance and Scalable Startup at Exascale

- Near-constant MPI and OpenSHMEM initialization time at any process count
- 10x and 30x improvement in startup time of MPI and OpenSHMEM respectively at 16,384 processes
- Memory consumption reduced for remote endpoint information by \( O(\text{processes per node}) \)
- 1GB Memory saved per node with 1M processes and 16 processes per node

On-demand Connection Management for OpenSHMEM and OpenSHMEM+MPI. S. Chakraborty, H. Subramoni, J. Perkins, A. A. Awan, and D K Panda, 20th International Workshop on High-level Parallel Programming Models and Supportive Environments (HIPS ‘15)


Startup Performance on KNL + Omni-Path

- MPI_Init takes 51 seconds on 231,956 processes on 3,624 KNL nodes (Stampede – Full scale)
- 8.8 times faster than Intel MPI at 128K processes (Courtesy: TACC)
- At 64K processes, MPI_Init and Hello World takes 5.8s and 21s respectively (Oakforest-PACS)
- All numbers reported with 64 processes per node

New designs available in MVAPICH2-2.3a and as patch for SLURM-15.08.8 and SLURM-16.05.1
On-demand Connection Management for OpenSHMEM+MPI

- Static connection establishment wastes memory and takes a lot of time
- On-demand connection management improves OpenSHMEM initialization time by 29.6 times
- Time taken for Hello World reduced by 8.31 times at 8,192 processes
- Available since MVAPICH2-X 2.1rc1
How to Get the Best Startup Performance with MVAPICH2?

- **MV2_HOMOGENEOUS_CLUSTER=1**  //Set for homogenous clusters
- **MV2_ON_DEMAND_UD_INFO_EXCHANGE=1**  //Enable UD based address exchange

Using SLURM as launcher

- Use PMI2
  - ./configure --with-pm=slurm --with-pmi=pmi2
  - srun --mpi=pmi2 ./a.out
- Use PMI Extensions
  - Patch for SLURM available at http://mvapich.cse.ohio-state.edu/download/
  - Patches available for SLURM 15, 16, and 17
  - PMI Extensions are automatically detected by MVAPICH2

Using mpirun_rsh as launcher

- **MV2_MT_DEGREE**
  - degree of the hierarchical tree used by mpirun_rsh
- **MV2_FASTSSH_THRESHOLD**
  - #nodes beyond which hierarchical-ssh scheme is used
- **MV2_NPROCS_THRESHOLD**
  - #nodes beyond which file-based communication is used for hierarchical-ssh during start up
Presentation Overview

- Job start-up
- **Point-to-point Inter-node Protocol**
- Transport Type Selection
- Multi-rail
- Process Mapping and Point-to-point Intra-node Protocols
- Collectives
- MPI_T Support
Inter-node Point-to-Point Tuning: Eager Thresholds

- Switching Eager to Rendezvous transfer
  - Default: Architecture dependent on common platforms, in order to achieve both best performance and memory footprint
  - Threshold can be modified by users to get smooth performance across message sizes
    - `mpirun_rsh -np 2 -hostfile hostfile MV2_IBA_EAGER_THRESHOLD=32K a.out`
    - Memory footprint can increase along with eager threshold
Analyzing Overlap Potential of Eager Protocol

- Application processes schedule communication operation
- Network adapter progresses communication in the background
- Application process free to perform useful compute in the foreground
- Overlap of computation and communication => Better Overall Application Performance
- Increased buffer requirement
- Poor communication performance if used for all types of communication operations

Impact of changing Eager Threshold on performance of multi-pair message-rate benchmark with 32 processes on Stampede
Analyzing Overlap Potential of Rendezvous Protocol

- Application processes schedule communication operation
- Application process free to perform useful compute in the foreground
- Little communication progress in the background
- All communication takes place at final synchronization

- Reduced buffer requirement
- Good communication performance if used for large message sizes and operations where communication library is progressed frequently

- Poor overlap of computation and communication => Poor Overall Application Performance
**Dynamic and Adaptive MPI Point-to-point Communication Protocols**

### Desired Eager Threshold

<table>
<thead>
<tr>
<th>Process Pair</th>
<th>Eager Threshold (KB)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0–4</td>
<td>32</td>
</tr>
<tr>
<td>1–5</td>
<td>64</td>
</tr>
<tr>
<td>2–6</td>
<td>128</td>
</tr>
<tr>
<td>3–7</td>
<td>32</td>
</tr>
</tbody>
</table>

### Eager Threshold for Example Communication Pattern with Different Designs

<table>
<thead>
<tr>
<th>Design</th>
<th>Metrics: Overlap &amp; Memory Requirement</th>
<th>Metrics: Performance &amp; Productivity</th>
</tr>
</thead>
<tbody>
<tr>
<td>Default</td>
<td>Poor overlap; Low memory requirement</td>
<td>Low Performance; High Productivity</td>
</tr>
<tr>
<td>Manually Tuned</td>
<td>Good overlap; High memory requirement</td>
<td>High Performance; Low Productivity</td>
</tr>
<tr>
<td>Dynamic + Adaptive</td>
<td>Good overlap; Optimal memory requirement</td>
<td>High Performance; High Productivity</td>
</tr>
</tbody>
</table>

### Execution Time of Amber

**Design**
- Default: Poor overlap; Low memory requirement
- Manually Tuned: Good overlap; High memory requirement
- Dynamic + Adaptive: Good overlap; Optimal memory requirement

### Relative Memory Consumption of Amber

**Design**
- Default: Low Performance; High Productivity
- Manually Tuned: High Performance; Low Productivity
- Dynamic + Adaptive: High Performance; High Productivity

---


---

**Network Based Computing Laboratory**
Dynamic and Adaptive Tag Matching

**Challenge**
Tag matching is a significant overhead for receivers
Existing Solutions are
- Static and do not adapt dynamically to communication pattern
- Do not consider memory overhead

**Solution**
A new tag matching design
- Dynamically adapt to communication patterns
- Use different strategies for different ranks
- Decisions are based on the number of request object that must be traversed before hitting on the required one

**Results**
Better performance than other state-of-the-art tag-matching schemes
Minimum memory consumption
Will be available in future MVAPICH2 releases

Presentation Overview

- Job start-up
- Point-to-point Inter-node Protocol
- Transport Type Selection
- Multi-rail
- Process Mapping and Point-to-point Intra-node Protocols
- Collectives
- MPI_T Support
Hybrid (UD/RC/XRC) Mode in MVAPICH2

- Both UD and RC/XRC have benefits
  - Hybrid for the best of both
- Enabled by configuring MVAPICH2 with the `--enable-hybrid`
- Available since MVAPICH2 1.7 as integrated interface

### Performance with HPCC Random Ring

<table>
<thead>
<tr>
<th>Number of Processes</th>
<th>UD</th>
<th>Hybrid</th>
<th>RC</th>
</tr>
</thead>
<tbody>
<tr>
<td>128</td>
<td>26%</td>
<td>40%</td>
<td>38%</td>
</tr>
<tr>
<td>256</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>512</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1024</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

#### Parameter | Significance | Default | Notes
--- | --- | --- | ---
MV2_USE_UD_HYBRID | • Enable / Disable use of UD transport in Hybrid mode | Enabled | • Always Enable
MV2_HYBRID_ENABLE_THRESHOLD_SIZE | • Job size in number of processes beyond which hybrid mode will be enabled | 1024 | • Uses RC/XRC connection until job size < threshold
MV2_HYBRID_MAX_RC_CONN | • Maximum number of RC or XRC connections created per process • Limits the amount of connection memory | 64 | • Prevents HCA QP cache thrashing

- Refer to Running with Hybrid UD-RC/XRC section of MVAPICH2 user guide for more information
- [http://mvapich.cse.ohio-state.edu/static/media/mvapich/mvapich2-2.3a-userguide.html#x1-690006.11](http://mvapich.cse.ohio-state.edu/static/media/mvapich/mvapich2-2.3a-userguide.html#x1-690006.11)
Minimizing Memory Footprint by Direct Connect (DC) Transport

- Constant connection cost (One QP for any peer)
- Full Feature Set (RDMA, Atomics etc)
- Separate objects for send (DC Initiator) and receive (DC Target)
  - DC Target identified by “DCT Number”
  - Messages routed with (DCT Number, LID)
  - Requires same “DC Key” to enable communication

- Available since MVAPICH2-X 2.2a

Presentation Overview

- Job start-up
- Point-to-point Inter-node Protocol
- Transport Type Selection

- Multi-rail
- Process Mapping and Point-to-point Intra-node Protocols
- Collectives
- MPI_T Support
• What is a rail?
  - HCA, Port, Queue Pair

• Automatically detects and uses all active HCAs in a system
  - Automatically handles heterogeneity

• Supports multiple rail usage policies
  - Rail Sharing – Processes share all available rails
  - Rail Binding – Specific processes are bound to specific rails
Performance Tuning on Multi-Rail Clusters

**Impact of Default Message Striping on Bandwidth**

- Single-Rail
- Dual-Rail

**Impact of Default Rail Binding on Message Rate**

- Single-Rail
- Dual-Rail

**Impact of Advanced Multi-rail Tuning on Message Rate**

- Single-Rail
- Dual-Rail

Two 24-core Magny Cours nodes with two Mellanox ConnectX QDR adapters
Six pairs with OSU Multi-Pair bandwidth and messaging rate benchmark

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Significance</th>
<th>Default</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>MV2_IBA_HCA</td>
<td>• Manually set the HCA to be used</td>
<td>Unset</td>
<td>• To get names of HCA ibstat</td>
</tr>
<tr>
<td>MV2_DEFAULT_PORT</td>
<td>• Select the port to use on a active multi port HCA</td>
<td>0</td>
<td>• Set to use different port</td>
</tr>
<tr>
<td>MV2_RAIL_SHARING_LARGE_MSG_THRESHOLD</td>
<td>• Threshold beyond which striping will take place</td>
<td>16 Kbyte</td>
<td></td>
</tr>
</tbody>
</table>
| MV2_RAIL_SHARING_POLICY | • Choose multi-rail rail sharing / binding policy  
• For Rail Sharing set to USE_FIRST or ROUND_ROBIN  
• Set to FIXED_MAPPING for advanced rail binding options | Rail Binding  
Round Robin mode | • Advanced tuning can result in better performance |
| MV2_PROCESS_TO_RAIL_MAPPING | • Determines how HCAs will be mapped to the rails | BUNCH | • Options: SCATTER and custom list |

- Refer to Enhanced design for Multiple-Rail section of MVAPICH2 user guide for more information
- [http://mvanich.cse.ohio-state.edu/static/media/mvapich/mvapich2-2.3a-userguide.html#x1-700006.12](http://mvanich.cse.ohio-state.edu/static/media/mvapich/mvapich2-2.3a-userguide.html#x1-700006.12)
Presentation Overview

- Job start-up
- Point-to-point Inter-node Protocol
- Transport Type Selection
- Multi-rail

- **Process Mapping and Point-to-point Intra-node Protocols**
- Collectives
- MPI_T Support
Process Mapping support in MVAPICH2

- MVAPICH2 detects processor architecture at job-launch
Preset Process-binding Policies – Bunch

• “Core” level “Bunch” mapping (Default)
  – MV2_CPU_BINDING_POLICY=bunch

• “Socket/Numanode” level “Bunch” mapping
  – MV2_CPU_BINDING_LEVEL=socket MV2_CPU_BINDING_POLICY=bunch
Preset Process-binding Policies – Scatter

- "Core" level "Scatter" mapping
  - MV2_CPU_BINDING_POLICY=scatter

- "Socket/Numanode" level "Scatter" mapping
  - MV2_CPU_BINDING_LEVEL=socket MV2_CPU_BINDING_POLICY=scatter
Process and thread binding policies in hybrid MPI+Threads

• A new process binding policy – “hybrid”
  – MV2_CPU_BINDING_POLICY = hybrid

• A new environment variable for co-locating Threads with MPI Processes
  – MV2_THREADS_PER_PROCESS = k
  – Automatically set to OMP_NUM_THREADS if OpenMP is being used
  – Provides a hint to the MPI runtime to spare resources for application threads.

• New variable for threads bindings with respect to parent process and architecture
  – MV2_THREADS_BINDING_POLICY = {linear | compact}
    • Linear – binds MPI ranks and OpenMP threads sequentially (one after the other)
      – Recommended to be used on non-hyper threaded systems with MPI+OpenMP
    • Compact – binds MPI rank to physical-core and locates respective OpenMP threads on hardware threads
      – Recommended to be used on multi-/many-cores e.g., KNL, POWER8, and hyper-threaded Xeon, etc.
Binding Example in Hybrid (MPI+Threads)

- MPI Processes = 4, OpenMP Threads per Process = 4
- MV2_CPU_BINDING_POLICY = hybrid
- MV2_THREADS_PER_PROCESS = 4
- MV2_THREADS_BINDING_POLICY = compact

- Detects hardware-threads support in architecture
- Assigns MPI ranks to physical cores and respective OpenMP Threads to HW threads
Binding Example in Hybrid (MPI+Threads) ---- Cont’d

- MPI Processes = 4, OpenMP Threads per Process = 4
- MV2_CPU_BINDING_POLICY = hybrid
- MV2_THREADS_PER_PROCESS = 4
- MV2_THREADS_BINDING_POLICY = linear

- MPI Rank-0 with its 4-OpenMP threads gets bound on Core-0 through Core-3, and so on
User-Defined Process Mapping

- User has complete control over process-mapping

- To run 4 processes on cores 0, 1, 4, 5:
  - $ mpirun_rsh -np 4 -hostfile hosts MV2_CPU_MAPPING=0:1:4:5 ./a.out

- Use ‘,’ or ‘-’ to bind to a set of cores:
  - $ mpirun_rsh -np 64 -hostfile hosts MV2_CPU_MAPPING=0,2-4:1:5:6 ./a.out

- Is process binding working as expected?
  - MV2_SHOW_CPU_BINDING=1
    - Display CPU binding information
    - Launcher independent
    - Example
      - MV2_SHOW_CPU_BINDING=1 MV2_CPU_BINDING_POLICY=scatter

        ---------------CPU AFFINITY---------------
        RANK:0 CPU_SET: 0
        RANK:1 CPU_SET: 8

- Refer to Running with Efficient CPU (Core) Mapping section of MVAPICH2 user guide for more information
  - http://mvapich.cse.ohio-state.edu/static/media/mvapich/mvapich2-2.3rc1-userguide.html#x1-600006.5
Presentation Overview

- Job start-up
- Point-to-point Inter-node Protocol
- Transport Type Selection
- Multi-rail
- Process Mapping and Point-to-point Intra-node Protocols

- Collectives
- MPI_T Support
Collective Communication in MVAPICH2

Run-time flags:
- All shared-memory based collectives: MV2_USE_SHMEM_COLL (Default: ON)
- Hardware Mcast-based collectives: MV2_USE_MCAST (Default: OFF)
- CMA-based collectives: MV2_USE_CMA_COLL (Default: ON)
Hardware Multicast-aware MPI_Bcast on TACC Stampede

- MCAST-based designs improve latency of MPI_Bcast by up to **85%**
- Use MV2_USE_MCAST=1 to enable MCAST-based designs
**MPI_Scatter - Benefits of using Hardware-Mcast**

- Enabling MCAST-based designs for MPI_Scatter improves small message up to **75%**

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>MV2_USE_MCAST = 1</td>
<td>Enables hardware Multicast features</td>
<td>Disabled</td>
</tr>
<tr>
<td>--enable-mcast</td>
<td>Configure flag to enable</td>
<td>Enabled</td>
</tr>
</tbody>
</table>

![Graph showing latency vs message length for 512 and 1,024 processes]
Advanced Allreduce Collective Designs Using SHArP

osu_allreduce (OSU Micro Benchmark) using MVAPICH2 2.3b

MVAPICH User Group (MUG) Meeting'18
Benefits of SHARP at Application Level

**Avg DDOT Allreduce time of HPCG**

- MVARCH2
- MVARCH2 - SH ArP

**Mesh Refinement Time of MiniAMR**

- MVARCH2
- MVARCH2 - SH ArP

SHARP support available since MVAPICH2 2.3a

**Parameter** | **Description** | **Default**
--- | --- | ---
MV2_ENABLE_SHARP=1 | Enables SHARP-based collectives | Disabled
--enable-sharp | Configure flag to enable SHARP | Disabled

- Refer to Running Collectives with Hardware based SHArP support section of MVAPICH2 user guide for more information
- [http://mvapich.cse.ohio-state.edu/static/media/mvapich/mvapich2-2.3b-userguide.html#x1-990006.26](http://mvapich.cse.ohio-state.edu/static/media/mvapich/mvapich2-2.3b-userguide.html#x1-990006.26)
• Communication time cannot be used for compute
  - No overlap of computation and communication
  - Inefficient
Concept of Non-blocking Collectives

- Application processes schedule collective operation
- Check periodically if operation is complete
- **Overlap of computation and communication => Better Performance**
- **Catch: Who will progress communication**
Non-blocking Collective (NBC) Operations

- Enables overlap of computation with communication
- Non-blocking calls do not match blocking collective calls
  - MPI may use different algorithms for blocking and non-blocking collectives
  - Blocking collectives: Optimized for latency
  - Non-blocking collectives: Optimized for overlap
- A process calling a NBC operation
  - Schedules collective operation and immediately returns
  - Executes application computation code
  - Waits for the end of the collective
- The communication progress by
  - Application code through MPI_Test
  - Network adapter (HCA) with hardware support
  - Dedicated processes / thread in MPI library
- There is a non-blocking equivalent for each blocking operation
  - Has an “I” in the name
    - MPI_Bcast -> MPI_Ibcast; MPI_Reduce -> MPI_Ireduce
How do I write applications with NBC?

void main()
{
    MPI_Init()
    .....
    MPI_Ialltoall(...)  
    Computation that does not depend on result of Alltoall
    MPI_Test(for Ialltoall) /* Check if complete (non-blocking) */
    Computation that does not depend on result of Alltoall
    MPI_Wait(for Ialltoall) /* Wait till complete (Blocking) */
    ...
    MPI_Finalize()
}
P3DFFT Performance with Non-Blocking Alltoall using RDMA Primitives

- Weak scaling experiments; problem size increases with job size
- RDMA-Aware delivers 19% improvement over Default @ 8,192 procs
- Default-Thread exhibits worst performance
  - Possibly because threads steal CPU cycles from P3DFFT
  - Do not consider for large scale experiments

Will be available in future
Offloading with Scalable Hierarchical Aggregation Protocol (SHArP)

- Management and execution of MPI operations in the network by using SHArP
  - Manipulation of data while it is being transferred in the switch network
- SHArP provides an abstraction to realize the reduction operation
  - Defines Aggregation Nodes (AN), Aggregation Tree, and Aggregation Groups
  - AN logic is implemented as an InfiniBand Target Channel Adapter (TCA) integrated into the switch ASIC *
  - Uses RC for communication between ANs and between AN and hosts in the Aggregation Tree *

* Bloch et al. Scalable Hierarchical Aggregation Protocol (SHArP): A Hardware Architecture for Efficient Data Reduction
Evaluation of SHArP based Non Blocking Allreduce

**MPI_Iallreduce Benchmark**

- Complete offload of Allreduce collective operation to Switch helps to have much higher overlap of communication and computation

Available since MVAPICH2 2.3a

*PPN: Processes Per Node*
Collective Offload in ConnectX-2, ConnectX-3, Connect-IB and ConnectX-4, ConnectX-5

• Mellanox’s ConnectX-2, ConnectX-3, ConnectIB, ConnectX-4, and ConnectX-5 adapters feature “task-list” offload interface
  – Extension to existing InfiniBand APIs

• Collective communication with `blocking’ feature is usually a scaling bottleneck
  – Matches with the need for non-blocking collective in MPI

• Accordingly MPI software stacks need to be re-designed to leverage offload in a comprehensive manner

• Can applications be modified to take advantage of non-blocking collectives and what will be the benefits?
Collective Offload Support in ConnectX InfiniBand Adapter (Recv followed by Multi-Send)

- Sender creates a task-list consisting of only send and wait WQEs
  - One send WQE is created for each registered receiver and is appended to the rear of a singly linked task-list
  - A wait WQE is added to make the ConnectX-2 HCA wait for ACK packet from the receiver
Co-designing HPL with Core-Direct and Performance Benefits

HPL Performance Comparison with 512 Processes

HPL-Offload consistently offers higher throughput than HPL-1ring and HPL-Host. Improves peak throughput by up to 4.5% for large problem sizes

HPL-Offload surpasses the peak throughput of HPL-1ring with significantly smaller problem sizes and run-times!

K. Kandalla, H. Subramoni, J. Vienne, S. Pai Raikar, K. Tomko, S. Sur, and D K Panda,
Designing Non-blocking Broadcast with Collective Offload on InfiniBand Clusters: A Case Study with HPL, (HOTI 2011)

Available in MVAPICH2-X
Presentation Overview

- Job start-up
- Point-to-point Inter-node Protocol
- Transport Type Selection
- Multi-rail
- Process Mapping and Point-to-point Intra-node Protocols
- Collectives

- MPI_T Support
MPI Tools Information Interface (MPI_T)

• Introduced in MPI 3.0 standard to expose internals of MPI to tools and applications
• Generalized interface – no defined variables in the standard
• Variables can differ between
  - MPI implementations
  - Compilations of same MPI library (production vs debug)
  - Executions of the same application/MPI library
  - There could be no variables provided
• Control Variables (CVARS) and Performance Variables (PVARS)
• More about the interface: mpi-forum.org/docs/mpi-3.0/mpi30-report.pdf
int MPI_T_init_thread(int required, int *provided);

int MPI_T_cvar_get_num(int *num_cvar);

int MPI_T_cvar_get_info(int cvar_index, char *name, int *name_len, int *verbosity, MPI_Datatype *datatype, MPI_T_enum *enumtype, char *desc, int *desc_len, int *bind, int *scope);

int MPI_T_pvar_session_create(MPI_T_pvar_session *session);

int MPI_T_pvar_handle_alloc(MPI_T_pvar_session session, int pvar_index, void *obj_handle, MPI_T_pvar_handle *handle, int *count);

int MPI_T_pvar_start(MPI_T_pvar_session session, MPI_T_pvar_handle handle);

int MPI_T_pvar_read(MPI_T_pvar_session session, MPI_T_pvar_handle handle, void* buf);

int MPI_T_pvar_reset(MPI_T_pvar_session session, MPI_T_pvar_handle handle);

int MPI_T_pvar_handle_free(MPI_T_pvar_session session, MPI_T_pvar_handle *handle);

int MPI_T_pvar_session_free(MPI_T_pvar_session *session);

int MPI_T_finalize(void);
Co-designing Applications to use MPI-T

Example Pseudo-code: Optimizing the eager limit dynamically:

```c
MPI_T_init_thread(..)
MPI_T_cvar_get_info(MV2_EAGER_THRESHOLD)
if (msg_size < MV2_EAGER_THRESHOLD + 1KB)
    MPI_T_cvar_write(MV2_EAGER_THRESHOLD, +1024)
MPI_Send(..)
MPI_T_finalize(..)
```
Evaluating Applications with MPI-T

• Users can gain insights into application communication characteristics!
Enhance existing support for MPI_T in MVAPICH2 to expose a richer set of performance and control variables

Get and display MPI Performance Variables (PVARs) made available by the runtime in TAU

Control the runtime’s behavior via MPI Control Variables (CVARs)

Introduced support for new MPI_T based CVARs to MVAPICH2

MPIR_CVAR_MAX_INLINE_MSG_SZ, MPIR_CVAR_VBUF_POOL_SIZE, MPIR_CVAR_VBUF_SECONDARY_POOL_SIZE

TAU enhanced with support for setting MPI_T CVARs in a non-interactive mode for uninstrumented applications

S. Ramesh, A. Maheo, S. Shende, A. Malony, H. Subramoni, and D. K. Panda, MPI Performance Engineering with the MPI Tool Interface: the Integration of MVAPICH and TAU, EuroMPI/USA ‘17, Best Paper Finalist

Available in MVAPICH2

VBUF usage without CVAR based tuning as displayed by ParaProf

VBUF usage with CVAR based tuning as displayed by ParaProf
Enhancing MPI_T Support

- Introduced support for new MPI_T based CVARs to MVAPICH2
  - MPIR_CVAR_MAX_INLINE_MSG_SZ
    - Controls the message size up to which “inline” transmission of data is supported by MVAPICH2
  - MPIR_CVAR_VBUF_POOL_SIZE
    - Controls the number of internal communication buffers (VBUFs) MVAPICH2 allocates initially. Also,
      - MPIR_CVAR_VBUF_POOL_REDUCED_VALUE[1] ([2...n])
  - MPIR_CVAR_VBUF_SECONDARY_POOL_SIZE
    - Controls the number of VBUFs MVAPICH2 allocates when there are no more free VBUFs available
  - MPIR_CVAR_IBA_EAGER_THRESHOLD
    - Controls the message size where MVAPICH2 switches from eager to rendezvous protocol for large messages
- TAU enhanced with support for setting MPI_T CVARs in a non-interactive mode for uninstrumented applications
# PVARs Exposed by MVAPICH2

![Image of PVARs Exposed by MVAPICH2](Image)

**Courtesy: The TAU Team**
CVARs Exposed by MVAPICH2

 Courtesy: The TAU Team
Using MVAPICH2 and TAU

- To set CVARs or read PVARs using TAU for an uninstrumented binary:
  
  ```
  % export TAU_TRACK_MPI_T_PVARS=1
  % export TAU_MPI_T_CVAR_METRICS=
      MPIR_CVAR_VBUF_POOL_REduced_VALUE[1],
      MPIR_CVAR_IBA_EAGER_THRESHOLD
  % export TAU_MPI_T_CVAR_VALUES=32,64000
  % export PATH=/path/to/tau/x86_64/bin:$PATH
  % mpirun -np 1024 tau_exec -T mvapich2,mpit ./a.out
  % paraprof
  ```

*Courtesy: The TAU Team*
# VBUF usage without CVARs

<table>
<thead>
<tr>
<th>Name</th>
<th>MaxValue</th>
<th>MinValue</th>
<th>MeanValue</th>
<th>Std. Dev.</th>
<th>NumSamples</th>
<th>Total</th>
</tr>
</thead>
<tbody>
<tr>
<td>mv2_total_vbuf_memory (Total amount of memory in bytes used for VBUFS)</td>
<td>3,313,056</td>
<td>3,313,056</td>
<td>3,313,056</td>
<td>0</td>
<td>1</td>
<td>3,313,056</td>
</tr>
<tr>
<td>mv2_ud_vbuf_allocated (Number of UD VBUFS allocated)</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>mv2_ud_vbuf_available (Number of UD VBUFS available)</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>mv2_ud_vbuf_freed (Number of UD VBUFS freed)</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>mv2_ud_vbuf_inuse (Number of UD VBUFS inuse)</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>mv2_ud_vbuf_max_use (Maximum number of UD VBUFS used)</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>mv2_vbuf_allocated (Number of VBUFS allocated)</td>
<td>320</td>
<td>320</td>
<td>320</td>
<td>0</td>
<td>1</td>
<td>320</td>
</tr>
<tr>
<td>mv2_vbuf_available (Number of VBUFS available)</td>
<td>255</td>
<td>255</td>
<td>255</td>
<td>0</td>
<td>1</td>
<td>255</td>
</tr>
<tr>
<td>mv2_vbuf_freed (Number of VBUFS freed)</td>
<td>25,545</td>
<td>25,545</td>
<td>25,545</td>
<td>0</td>
<td>1</td>
<td>25,545</td>
</tr>
<tr>
<td>mv2_vbuf_inuse (Number of VBUFS inuse)</td>
<td>65</td>
<td>65</td>
<td>65</td>
<td>0</td>
<td>1</td>
<td>65</td>
</tr>
<tr>
<td>mv2_vbuf_max_use (Maximum number of VBUFS used)</td>
<td>65</td>
<td>65</td>
<td>65</td>
<td>0</td>
<td>1</td>
<td>65</td>
</tr>
<tr>
<td>num_calloc_calls (Number of MPIT_calloc calls)</td>
<td>89</td>
<td>89</td>
<td>89</td>
<td>0</td>
<td>1</td>
<td>89</td>
</tr>
<tr>
<td>num_free_calls (Number of MPIT_free calls)</td>
<td>47,801</td>
<td>47,801</td>
<td>47,801</td>
<td>0</td>
<td>1</td>
<td>47,801</td>
</tr>
<tr>
<td>num_malloc_calls (Number of MPIT_malloc calls)</td>
<td>49,258</td>
<td>49,258</td>
<td>49,258</td>
<td>0</td>
<td>1</td>
<td>49,258</td>
</tr>
<tr>
<td>num_memalign_calls (Number of MPIT_memalign calls)</td>
<td>34</td>
<td>34</td>
<td>34</td>
<td>0</td>
<td>1</td>
<td>34</td>
</tr>
<tr>
<td>num_memalign_free_calls (Number of MPIT_memalign_free calls)</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

*Courtesy: The TAU Team*
VBUF usage with CVARs

Total memory used by VBUFs is reduced from 3,313,056 to 1,815,056

Courtesy: The TAU Team
VBUF Memory Usage Without CVAR

**Name:** mv2_total_vbuf_memory (Total amount of memory in bytes used for VBUFs)
**Value Type:** Max Value

**Name:** mem_allocated (Current level of allocated memory within the MPI library)
**Value Type:** Max Value

*Courtesy: The TAU Team*
VBUF Memory Usage With CVAR

% export TAU_TRACK_MPI_T_PVARS=1
% export TAU_MPI_T_CVAR_METRICS=MPIR_CVAR_VBUF_POOL_SIZE
% export TAU_MPI_T_CVAR_VALUES=16
% mpirun -np 1024 tau_exec -T mvapich2 ./a.out

Courtesy: The TAU Team
# MVAPICH2 Software Family

<table>
<thead>
<tr>
<th>Requirements</th>
<th>Library</th>
</tr>
</thead>
<tbody>
<tr>
<td>MPI with IB, iWARP, Omni-Path, and RoCE</td>
<td>MVAPICH2</td>
</tr>
<tr>
<td>MPI with IB, RoCE &amp; GPU and Support for Deep Learning</td>
<td>MVAPICH2-GDR</td>
</tr>
<tr>
<td>InfiniBand Network Analysis and Monitoring</td>
<td>OSU INAM</td>
</tr>
<tr>
<td>Microbenchmarks for Measuring MPI and PGAS Performance</td>
<td>OMB</td>
</tr>
</tbody>
</table>
GPU-Aware (CUDA-Aware) MPI Library: MVAPICH2-GPU

- Standard MPI interfaces used for unified data movement
- Takes advantage of Unified Virtual Addressing (>= CUDA 4.0)
- Overlaps data movement from GPU with RDMA transfers

At Sender:

MPI_Send(s_devbuf, size, ...);

At Receiver:

MPI_Recv(r_devbuf, size, ...);

*High Performance and High Productivity*
CUDA-Aware MPI: MVAPICH2-GDR 1.8-2.3 Releases

- Support for MPI communication from NVIDIA GPU device memory
- High performance RDMA-based inter-node point-to-point communication (GPU-GPU, GPU-Host and Host-GPU)
- High performance intra-node point-to-point communication for multi-GPU adapters/node (GPU-GPU, GPU-Host and Host-GPU)
- Taking advantage of CUDA IPC (available since CUDA 4.1) in intra-node communication for multiple GPU adapters/node
- Optimized and tuned collectives for GPU device buffers
- MPI datatype support for point-to-point and collective communication from GPU device buffers
- Unified memory
Presentation Overview

- Support for Efficient Small Message Communication with GPUDirect RDMA
- Multi-rail Support
- Support for Efficient Intra-node Communication using CUDA IPC
- MPI Datatype Support
Enhanced MPI Design with GPUDirect RDMA

- Current MPI design using GPUDirect RDMA uses Rendezvous protocol
  - Has higher latency for small messages
- Can eager protocol be supported to improve performance for small messages?
- Two schemes proposed and used
  - Loopback (using network adapter to copy data)
  - Fastcopy/GDRCOPY (using CPU to copy data)

Optimized MVAPICH2-GDR Design

GPU-GPU Inter-node Latency

- 1.88us
- 10x

GPU-GPU Inter-node Bandwidth

- 11x

Message Size (Bytes)

Bandwidth (MB/s)

Message Size (Bytes)

Bandwidth (MB/s)

MVAPICH2-GDR-2.3a
Intel Haswell (E5-2687W @ 3.10 GHz) node - 20 cores
NVIDIA Volta V100 GPU
Mellanox Connect-X4 EDR HCA
CUDA 9.0
Mellanox OFED 4.0 with GPU-Direct-RDMA
**MVAPICH2-GDR: Performance on OpenPOWER (NVLink + Pascal)**

**Intra-node Latency: 14.6 us (without GPUDirectRDMA)**

**Intra-node Bandwidth: 33.9 GB/sec (NVLink)**

**Inter-node Latency: 23.8 us (without GPUDirectRDMA)**

**Inter-node Bandwidth: 11.9 GB/sec (EDR)**

**Platform:** OpenPOWER (ppc64le) nodes equipped with a dual-socket CPU, 4 Pascal P100-SXM GPUs, and EDR InfiniBand Inter-connect

---

Network Based Computing Laboratory
## Tuning GDRCOPY Designs in MVAPICH2-GDR

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Significance</th>
<th>Default</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>MV2_USE_GPUDIRECT_GDRCOPY</td>
<td>• Enable / Disable GDRCOPY-based designs</td>
<td>1 (Enabled)</td>
<td>• Always enable</td>
</tr>
</tbody>
</table>
| MV2_GPUDIRECT_GDRCOPY_LIMIT | • Controls messages size until which GDRCOPY is used | 8 KByte | • Tune for your system  
• GPU type, host architecture. Impacts the eager performance |
| MV2_GPUDIRECT_GDRCOPY_LIB | • Path to the GDRCOPY library | Unset | • Always set |
| MV2_USE_GPUDIRECT_D2H_GDRCOPY_LIMIT | • Controls messages size until which GDRCOPY is used at sender | 16Bytes | • Tune for your systems  
• CPU and GPU type |

- Refer to Tuning and Usage Parameters section of MVAPICH2-GDR user guide for more information
- [http://mvapich.cse.ohio-state.edu/userguide/gdr/#_tuning_and_usage_parameters](http://mvapich.cse.ohio-state.edu/userguide/gdr/#_tuning_and_usage_parameters)
## Tuning Loopback Designs in MVAPICH2-GDR

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Significance</th>
<th>Default</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>MV2_USE_GPUDIRECT_LOOPBACK</td>
<td>• Enable / Disable LOOPBACK-based designs</td>
<td>1 (Enabled)</td>
<td>• Always enable</td>
</tr>
</tbody>
</table>
| MV2_GPUDIRECT_LOOPBACK_LIMIT | • Controls messages size until which LOOPBACK is used | 8 KByte | • Tune for your system  
• GPU type, host architecture and HCA. Impacts the eager performance  
• Sensitive to the P2P issue |

- Refer to Tuning and Usage Parameters section of MVAPICH2-GDR user guide for more information
- [http://mvapich.cse.ohio-state.edu/userguide/gdr/#_tuning_and_usage_parameters](http://mvapich.cse.ohio-state.edu/userguide/gdr/#_tuning_and_usage_parameters)
### Tuning GPUDirect RDMA (GDR) Designs in MVAPICH2-GDR

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Significance</th>
<th>Default</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>MV2_USE_GPUDIRECT</td>
<td>• Enable / Disable GDR-based designs</td>
<td>1 (Enabled)</td>
<td>• Always enable</td>
</tr>
</tbody>
</table>
| MV2_GPUDIRECT_LIMIT                      | • Controls messages size until which GPUDirect RDMA is used                 | 8 KByte  | • Tune for your system
• GPU type, host architecture and
CUDA version: impact pipelining overheads and P2P bandwidth bottlenecks |
| MV2_USE_GPUDIRECT_RECEIVE_LIMIT          | • Controls messages size until which 1 hop design is used (GDR Write at the receiver) | 256KBytes | • Tune for your system
• GPU type, HCA type and configuration    |

- Refer to **Tuning and Usage Parameters** section of MVAPICH2-GDR user guide for more information
- [http://mvapich.cse.ohio-state.edu/userguide/gdr/#_tuning_and_usage_parameters](http://mvapich.cse.ohio-state.edu/userguide/gdr/#_tuning_and_usage_parameters)
Application-Level Evaluation (HOOMD-blue)

**Platform:** Wilkes (Intel Ivy Bridge + NVIDIA Tesla K20c + Mellanox Connect-IB)

**HoomDBlue Version 1.0.5**

- GDRCOPY enabled: `MV2_USE_CUDA=1 MV2_IBA_HCA=mlx5_0 MV2_IBA_EAGER_THRESHOLD=32768 MV2_VBUF_TOTAL_SIZE=32768 MV2_USE_GPUDIRECT_LOOPBACK_LIMIT=32768 MV2_USE_GPUDIRECT_GDRCOPY=1 MV2_USE_GPUDIRECT_GDRCOPY_LIMIT=16384`
Presentation Overview

- Support for Efficient Small Message Communication with GPUDirect RDMA
- Multi-rail Support
- Support for Efficient Intra-node Communication using CUDA IPC
- MPI Datatype Support
Tuning Multi-rail Support in MVAPICH2-GDR

- Automatic rail and CPU binding depending on the GPU selection
  - User selects the GPU and MVAPICH2-GDR selects the best HCA (avoids the P2P bottleneck)
  - Multi-rail selection for large message size for better Bandwidth utilization (pipeline design)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Significance</th>
<th>Default</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>MV2_RAIL_SHARING_POLICY</td>
<td>• How the Rails are bind/selected by processes</td>
<td>Shared</td>
<td>• Sharing gives the best performance for pipeline design</td>
</tr>
<tr>
<td>MV2_PROCESS_TO_RAIL_MAPPINNG</td>
<td>• Explicit binding of the HCAs to the CPU</td>
<td>First HCA</td>
<td>• Use this parameter to manually select a different parameter only if default binding seems to perform poorly</td>
</tr>
</tbody>
</table>

- Refer to Tuning and Usage Parameters section of MVAPICH2-GDR user guide for more information
- [http://mvapich.cse.ohio-state.edu/userguide/gdr/#_tuning_and_usage_parameters](http://mvapich.cse.ohio-state.edu/userguide/gdr/#_tuning_and_usage_parameters)
Performance of MVAPICH2-GDR with GPU-Direct RDMA and Multi-Rail Support

MVAPICH2-GDR-2.1 and MVAPICH2-GDR 2.1 RC2
Intel Ivy Bridge (E5-2680 v2) node - 20 cores, NVIDIA Tesla K40c GPU
Mellanox Connect-IB Dual-FDR HCA CUDA 7
Mellanox OFED 2.4 with GPU-Direct-RDMA

Graphs showing GPU-GPU Internode MPI Uni-Directional Bandwidth and GPU-GPU Internode Bi-directional Bandwidth.
Presentation Overview

- Support for Efficient Small Message Communication with GPUDirect RDMA
- Multi-rail Support
- **Support for Efficient Intra-node Communication using CUDA IPC**
- MPI Datatype Support
Multi-GPU Configurations

- Multi-GPU node architectures are becoming common
- Until CUDA 3.2
  - Communication between processes staged through the host
  - Shared Memory (pipelined)
  - Network Loopback (asynchronous)
- CUDA 4.0 and later
  - Inter-Process Communication (IPC)
  - Host bypass
  - Handled by a DMA Engine
  - Low latency and Asynchronous
  - Requires creation, exchange and mapping of memory handles
  - Overhead
Tuning IPC designs in MVAPICH2-GDR

- Works between GPUs within the same socket or IOH
- Leads to significant benefits in appropriate scenarios

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Significance</th>
<th>Default</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>MV2_CUDA_IPC</td>
<td>• Enable / Disable CUDA IPC-based designs</td>
<td>1 (Enabled)</td>
<td>• Always leave set to 1</td>
</tr>
<tr>
<td>MV2_CUDA_SMP_IPC</td>
<td>• Enable / Disable CUDA IPC fastpath design for short messages</td>
<td>0 (Disabled)</td>
<td>• Benefits Device-to-Device transfers</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>• Hurts Device-to-Host/Host-to-Device transfers</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>• Always set to 1 if application involves only Device-to-Device transfers</td>
</tr>
<tr>
<td>MV2_IPC_THRESHOLD</td>
<td>• Message size where IPC code path will be used</td>
<td>16 KBytes</td>
<td>• Tune for your system</td>
</tr>
</tbody>
</table>
Alternative Designs

• Double Buffering schemes
  – Uses intermediate buffers (IPC Pinned)
  – Control information through Host memories
    • Exchange the handlers through the host for IPC completion
  – Works for all CUDA versions (Since 5.5)
  – Memory Overhead

• Cache based design
  – Rendezvous based design
  – Cache the IPC handlers at the source and destination (through the control messages)
  – With Cache hit => direct data movement
  – Requires CUDA 6.5 and onwards
  – High Performance and memory efficiency
Tuning IPC designs in MVAPICH2-GDR

- Works between GPUs within the same socket or IOH

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Significance</th>
<th>Default</th>
<th>Notes</th>
</tr>
</thead>
</table>
| MV2_CUDA_ENABLE_IPC_CACHE          | • Enable / Disable CUDA IPC_CACHE-based designs   | 1 (Enabled) | • Always leave set to 1  
• Best performance  
• Enables one-sided semantics |
| MV2_CUDA_IPC_BUFFERED              | • Enable / Disable CUDA IPC_BUFFERED design        | 1 (Enabled) | • Used for subset of operations  
• Backup for the IPC-Cache design  
• Uses double buffering schemes  
• Used for efficient Managed support |
| MV2_CUDA_IPC_MAX_CACHE_ENTRIES     | • Number of entries in the cache                   | 64      | • Tuned for your application  
• Depends on the communication patterns  
• Increase the value for irregular applications |
| MV2_CUDA_IPC_STAGE_BUF_SIZE        | • The size of the staging buffers in the double buffering schemes |         | • Tune this value only if degradation is observed with IPC transfers |
• Two Processes sharing the same K80 GPUs
• Proposed designs achieve 4.7X improvement in latency
• 7.8X improvement is delivered for Bandwidth
• Available with the latest release of MVAPICH2-GDR 2.2
Presentation Overview

- Support for Efficient Small Message Communication with GPUDirect RDMA
- Multi-rail Support
- Support for Efficient Intra-node Communication using CUDA IPC
- MPI Datatype Support
Non-contiguous Data Exchange

- Multi-dimensional data
  - Row based organization
  - Contiguous on one dimension
  - Non-contiguous on other dimensions

- Halo data exchange
  - Duplicate the boundary
  - Exchange the boundary in each iteration
MPI Datatype support in MVAPICH2

• Datatypes support in MPI
  – Operate on customized datatypes to improve productivity
  – Enable MPI library to optimize non-contiguous data

At Sender:

```c
MPI_Type_vector (n_blocks, n_elements, stride, old_type, &new_type);
MPI_Type_commit(&new_type);
...
MPI_Send(s_buf, size, new_type, dest, tag, MPI_COMM_WORLD);
```

• Inside MVAPICH2
  – Use datatype specific CUDA Kernels to pack data in chunks
  – Efficiently move data between nodes using RDMA
  – In progress - currently optimizes vector and hindexed datatypes
  – Transparent to the user

MPI Datatype Processing (Computation Optimization)

- Comprehensive support
  - Targeted kernels for regular datatypes - vector, subarray, indexed_block
  - Generic kernels for all other irregular datatypes

- Separate non-blocking stream for kernels launched by MPI library
  - Avoids stream conflicts with application kernels

- Flexible set of parameters for users to tune kernels
  - Vector
    - MV2_CUDA_KERNEL_VECTOR_TIDBLK_SIZE
    - MV2_CUDA_KERNEL_VECTOR_YSIZE
  - Subarray
    - MV2_CUDA_KERNEL_SUBARR_TIDBLK_SIZE
    - MV2_CUDA_KERNEL_SUBARR_XDIM
    - MV2_CUDA_KERNEL_SUBARR_YDIM
    - MV2_CUDA_KERNEL_SUBARR_ZDIM
  - Indexed_block
    - MV2_CUDA_KERNEL_IDXBLK_XDIM
Performance of Stencil3D (3D subarray)

Stencil3D communication kernel on 2 GPUs with various X, Y, Z dimensions using MPI_Isend/Irecv

- DT: Direct Transfer, TR: Targeted Kernel
- Optimized design gains up to 15%, 15% and 22% compared to TR, and more than 86% compared to DT on X, Y and Z respectively
MPI Datatype Processing (Communication Optimization)

Common Scenario

MPI_Isend (A,.. Datatype,..)
MPI_Isend (B,.. Datatype,..)
MPI_Isend (C,.. Datatype,..)
MPI_Isend (D,.. Datatype,..)
...
MPI_Waitall (...);

*A, B...contain non-contiguous MPI Datatype
Application-Level Evaluation (Cosmo) and Weather Forecasting in Switzerland

- 2X improvement on 32 GPUs nodes
- 30% improvement on 96 GPU nodes (8 GPUs/node)

On-going collaboration with CSCS and MeteoSwiss (Switzerland) in co-designing MV2-GDR and Cosmo Application


Cosmo model: http://www2.cosmo-model.org/content/tasks/operational/meteoSwiss/
Enhanced Support for GPU Managed Memory

- CUDA Managed => no memory pin down
  - No IPC support for intranode communication
  - No GDR support for Internode communication
- Significant productivity benefits due to abstraction of explicit allocation and `cudaMemcpy()`
- Initial and basic support in MVAPICH2-GDR
  - For both intra- and inter-nodes use “pipeline through” host memory
- Enhance intranode managed memory to use IPC
  - Double buffering pair-wise IPC-based scheme
  - Brings IPC performance to Managed memory
  - High performance and high productivity
  - 2.5 X improvement in bandwidth
- OMB extended to evaluate the performance of point-to-point and collective communications using managed buffers

D. S. Banerjee, K Hamidouche, and D. K Panda, Designing High Performance Communication Runtime for GPU Managed Memory: Early Experiences, GPGPU-9 Workshop, held in conjunction with PPoPP ‘16
## MVAPICH2 Software Family

<table>
<thead>
<tr>
<th>Requirements</th>
<th>Library</th>
</tr>
</thead>
<tbody>
<tr>
<td>MPI with IB, iWARP, Omni-Path, and RoCE</td>
<td>MVAPICH2</td>
</tr>
<tr>
<td>MPI with IB, RoCE &amp; GPU and Support for Deep Learning</td>
<td>MVAPICH2-GDR</td>
</tr>
<tr>
<td>InfiniBand Network Analysis and Monitoring</td>
<td>OSU INAM</td>
</tr>
<tr>
<td>Microbenchmarks for Measuring MPI and PGAS Performance</td>
<td>OMB</td>
</tr>
</tbody>
</table>
Overview of OSU INAM

- A network monitoring and analysis tool that is capable of analyzing traffic on the InfiniBand network with inputs from the MPI runtime
  - http://mvapich.cse.ohio-state.edu/tools/osu-inam/
- Monitors IB clusters in real time by querying various subnet management entities and gathering input from the MPI runtimes
- OSU INAM v0.9.3 released on 03/06/18
  - Enhance INAMD to query end nodes based on command line option
  - Add a web page to display size of the database in real-time
  - Enhance interaction between the web application and SLURM job launcher for increased portability
  - Improve packaging of web application and daemon to ease installation
  - Enhance web interface to improve the user experience
  - Improve debugging and logging support in daemon and web application
- Significant enhancements to user interface to enable scaling to clusters with thousands of nodes
- Improve database insert times by using ‘bulk inserts’
- Capability to look up list of nodes communicating through a network link
- Capability to classify data flowing over a network link at job level and process level granularity in conjunction with MVAPICH2-X 2.2rc1
- “Best practices “ guidelines for deploying OSU INAM on different clusters
- Capability to analyze and profile node-level, job-level and process-level activities for MPI communication
  - Point-to-Point, Collectives and RMA
- Ability to filter data based on type of counters using “drop down” list
- Remotely monitor various metrics of MPI processes at user specified granularity
- "Job Page" to display jobs in ascending/descending order of various performance metrics in conjunction with MVAPICH2-X
- Visualize the data transfer happening in a “live” or “historical” fashion for entire network, job or set of nodes
OSU INAM Features

Comet@SDSC --- Clustered View
(1,879 nodes, 212 switches, 4,377 network links)

Finding Routes Between Nodes

- Show network topology of large clusters
- Visualize traffic pattern on different links
- Quickly identify congested links/links in error state
- See the history unfold – play back historical state of the network
OSU INAM Features (Cont.)

- **Job level view**
  - Show different network metrics (load, error, etc.) for any live job
  - Play back historical data for completed jobs to identify bottlenecks
- **Node level view**
  - Details per process or per node
  - CPU utilization for each rank/node
  - Bytes sent/received for MPI operations (pt-to-pt, collective, RMA)
- **Network metrics**
  - (e.g. XmitDiscard, RcvError) per rank/node

**Estimated Process Level Link Utilization**

- **Estimated Link Utilization view**
  - Classify data flowing over a network link at different granularity in conjunction with MVAPICH2-X 2.2rc1
  - Job level and
  - Process level

Visualizing a Job (5 Nodes)
OSU Microbenchmarks

• Available since 2004

• Suite of microbenchmarks to study communication performance of various programming models

• Benchmarks available for the following programming models
  – Message Passing Interface (MPI)
  – Partitioned Global Address Space (PGAS)
    • Unified Parallel C (UPC)
    • Unified Parallel C++ (UPC++)
    • OpenSHMEM

• Benchmarks available for multiple accelerator based architectures
  – Compute Unified Device Architecture (CUDA)
  – OpenACC Application Program Interface

• Part of various national resource procurement suites like NERSC-8 / Trinity Benchmarks

• Continuing to add support for newer primitives and features

• Please visit the following link for more information
  – http://mvapich.cse.ohio-state.edu/benchmarks/
Applications-Level Tuning: Compilation of Best Practices

- MPI runtime has many parameters
- Tuning a set of parameters can help you to extract higher performance
- Compiled a list of such contributions through the MVAPICH Website
  - http://mvapich.cse.ohio-state.edu/best_practices/
- Initial list of applications
  - Amber
  - HoomDBlue
  - HPCG
  - Lulesh
  - MILC
  - Neuron
  - SMG2000
  - Cloverleaf
  - SPEC (LAMMPS, POP2, TERA_TF, WRF2)
- Soliciting additional contributions, send your results to mvapich-help at cse.ohio-state.edu.
- We will link these results with credits to you.
Tuning the Eager threshold has a significant impact on application performance by avoiding the synchronization of rendezvous protocol and thus yielding better communication computation overlap.

- **19% improvement in overall execution time at 256 processes**

Library Version: MVAPICH2 2.2

MVAPICH Flags used:
- MV2_IBA_EAGER_THRESHOLD=131072
- MV2_VBUF_TOTAL_SIZE=131072

Input files used:
- Small: MDIN
- Large: PMTOP

Data Submitted by: Dong Ju Choi @ UCSD

**Amber: Impact of Tuning Eager Threshold**

![Graph showing execution time comparison between default and tuned settings for different numbers of processes: 64, 128, and 256. The tuned settings show a significant decrease in execution time, especially at 256 processes, where there is a 19% improvement.]
MiniAMR: Impact of Tuning Eager Threshold

- Tuning the Eager threshold has a significant impact on application performance by avoiding the synchronization of rendezvous protocol and thus yielding better communication computation overlap
  - 8% percent reduction in total communication time
- Library Version: MVAPICH2 2.2
- MVAPICH Flags used
  - `MV2_IBA_EAGER_THRESHOLD=32768`
  - `MV2_VBUF_TOTAL_SIZE=32768`

Data Submitted by Karen Tomko @ OSC and Dong Ju Choi @ UCSD
SMG2000: Impact of Tuning Transport Protocol

- UD-based transport protocol selection benefits the SMG2000 application
- 22% and 6% on 1,024 and 4,096 cores, respectively
- Library Version: MVAPICH2 2.1
- MVAPICH Flags used
  - MV2_USE_ONLY_UD=1
- System Details
  - Stampede@ TACC
  - Sandybridge architecture with dual 8-cores nodes and ConnectX-3 FDR network

Data Submitted by Jerome Vienne @ TACC
• UD-based transport protocol selection benefits the SMG2000 application
• 15% and 27% improvement is seen for 768 and 1,024 processes respectively
• Library Version: MVAPICH2 2.2
• MVAPICH Flags used
  – MV2_USE_ONLY_UD=1
• Input File
  – YuEtAl2012
• System Details
  – Comet@SDSC
  – Haswell nodes with dual 12-cores socket per node and Mellanox FDR (56 Gbps) network.
HPCG: Impact of Collective Tuning for MPI+OpenMP Programming Model

- Partial subscription nature of hybrid MPI+OpenMP programming requires a new level of collective tuning
  - For PPN=2 (Processes Per Node), the tuned version of MPI_Reduce shows 51% improvement on 2,048 cores
- 24% improvement on 512 cores
  - 8 OpenMP threads per MPI processes
- Library Version: MVAPICH2 2.1
- MVAPICH Flags used
  - The tuning parameters for hybrid MPI+OpenMP programming models is on by default from MVAPICH2-2.1 onward
- System Details
  - Stampede@ TACC
  - Sandybridge architecture with dual 8-cores nodes and ConnectX-3 FDR network

Data Submitted by Jerome Vienne and Carlos Rosales-Fernandez @ TACC
Partial subscription nature of hybrid MPI+OpenMP programming requires a new level of collective tuning:
- For PPN=2 (Processes Per Node), the tuned version of MPI_Reduce shows 51% improvement on 2,048 cores
- 4% improvement on 512 cores
  - 8 OpenMP threads per MPI processes

Library Version: MVAPICH2 2.1

MVAPICH Flags used:
- The tuning parameters for hybrid MPI+OpenMP programming models is on by default from MVAPICH2-2.1 onward

System Details:
- Stampede@ TACC
- Sandybridge architecture with dual 8-cores nodes and ConnectX-3 FDR network

Data Submitted by Jerome Vienne and Carlos Rosales-Fernandez @ TACC
Non-contiguous data processing is very common on HPC applications. MVAPICH2 offers efficient designs for MPI Datatype support using novel hardware features such as UMR.

UMR-based protocol selection benefits the MILC application.
- 4% and 6% improvement in execution time at 512 and 640 processors, respectively

Library Version: MVAPICH2-X 2.2

MVAPICH Flags used
- MV2_USE_UMR=1

System Details
- The experimental cluster consists of 32 Ivy Bridge Compute nodes interconnected by Mellanox FDR.
- The Intel Ivy Bridge processors consist of Xeon dual ten-core sockets operating at 2.80GHz with 32GB RAM and Mellanox OFED version 3.2-1.0.1.1.

Data Submitted by Mingzhe Li @ OSU
HOOMD-blue: Impact of GPUDirect RDMA Based Tuning

- HOOMD-blue is a Molecular Dynamics simulation using a custom force field.
- GPUDirect specific features selection and tuning significantly benefit the HOOMD-blue application. We observe a factor of 2X improvement on 32 GPU nodes, with both 64K and 256K particles.
- Library Version: MVAPICH2-GDR 2.2
- MVAPICH-GDR Flags used
  - MV2_USE_CUDA=1
  - MV2_USE_GPUDIRECT=1
  - MV2_GPUDIRECT_GDRCOPY=1
- System Details
  - Wilkes@Cambridge
  - 128 Ivybridge nodes, each node is a dual 6-cores socket with Mellanox FDR

Data Submitted by Khaled Hamidouche @ OSU
Application Scalability on Skylake and KNL with Omni-Path

**MiniFE** (1300x1300x1300 ~ 910 GB)

**NEURON** (YuEtAl2012)

**Cloverleaf** (bm64) MPI+OpenMP, NUM_OMP_THREADS = 2

*Courtesy: Mahidhar Tatineni @SDSC, Dong Ju (DJ) Choi@SDSC, and Samuel Khuvis@OSC - Testbed: TACC Stampede2 using MVAPICH2-2.3b*

**Runtime parameters:**
- MV2_SMPI_LENGTH_QUEUE=524288
- PSM2_MQ_RNDV_SHM_THRESH=128K
- PSM2_MQ_RNDV_HFI_THRESH=128K
Performance of SPEC MPI 2007 Benchmarks (KNL + Omni-Path)

Mvapich2 outperforms Intel MPI by up to 10%

448 processes on 7 KNL nodes of TACC Stampede2 (64 ppn)
Performance of SPEC MPI 2007 Benchmarks (Skylake + Omni-Path)

MVAPICH2 outperforms Intel MPI by up to 38%

480 processes on 10 Skylake nodes of TACC Stampede2 (48 ppn)
MVAPICH2 – Plans for Exascale

- Performance and Memory scalability toward 1-10M cores
- Hybrid programming (MPI + OpenSHMEM, MPI + UPC, MPI + CAF ...)
  - MPI + Task*
- Enhanced Optimization for GPU Support and Accelerators
- Taking advantage of advanced features of Mellanox InfiniBand
  - Tag Matching*
  - Adapter Memory*
- Enhanced communication schemes for upcoming architectures
  - NVLINK*
  - CAPI*
- Extended topology-aware collectives
- Extended Energy-aware designs and Virtualization Support
- Extended Support for MPI Tools Interface (as in MPI 3.0)
- Extended FT support
- Support for * features will be available in future MVAPICH2 Releases
Thank You!

Network-Based Computing Laboratory
http://nowlab.cse.ohio-state.edu/

The MVAPICH2 Project
http://mvapich.cse.ohio-state.edu/