HPC Network Stack Update

Pavel Shamis/Pasha, Principal Research Engineer
RDMA Update
VERBs API on Arm

- Besides bug fixes not much work was required
- Mellanox OFED 2.4 and above supports Arm
- Linux Kernel 4.5.0 and above (maybe even earlier)
- Linux Distribution Support – on going process
- OFED – no official ARMv8 support
OpenUCX

WWW.OPENUCX.ORG
https://github.com/openucx/ucx
UCX 1.3: [https://github.com/openucx/ucx/releases/tag/v1.3.0](https://github.com/openucx/ucx/releases/tag/v1.3.0)

- **Multi-rail** support for eager and rendezvous protocols
- Added **stream-based communication** API
- Added support for **GPU** platforms: Nvidia CUDA and AMD ROCM software stacks
- Added API for **Client-Server** based connection establishment
- Added support for **TCP** transport (Send/Receive semantics)
- Support for InfiniBand **hardware tag-matching** for DC and accelerated transports
- Added support for **tag-matching communications with CUDA** buffers
- Initial support for **Java bindings**
- **Progress engine** optimizations
- Improved scalability of **software tag-matching** by using a hash table
- Added transparent **huge-pages** allocator
- Added **non-blocking flush and disconnect** semantics
- Added registration cache for **KNEM**
UCX Roadmap

v1.4 – end of July August

- Bitwise atomics support
- Improvements for message injection (medium message size)
- Client/server connection establishment to support large address
- Support multiple connections between same pair of endpoints
- CUDA-IPC support

v1.5 – November 2018

- Bugfixes and optimizations
- Active Message API
- New Client-Server API
- Full functionality over TCP
- Full functionality over legacy RDMA devices
- Full functionality over uGNI API

V2.0 – 2019

- Updated API – not backward compatible with 1.x
- Binary distribution will provide v1.x version of the library (in addition for 2.x) for backward compatibility
  - All codes should work as it is
MPI
Scaling

HPE Apollo 70: This dense, scalable platform—and HPE’s first ARM-based HPC system—brings more choice and flexibility to HPC customers. It provides easy access to HPC technology with support for standard HPC processing cluster management and performance software. The Apollo 70, using Cavium’s 64-core ARM®-A57 ThunderX2™ Server Processor, is purpose-built for memory-intensive HPC workloads and delivers up to 25 percent more memory bandwidth than today’s industry standard servers. The Apollo 70 also provides access to HPE’s partnership ecosystem delivering key HPC components including Red Hat® Enterprise Linux® 5, SUSE® Linux Enterprise Server for ARM, and integrated with support provided by the open-source community.

GW4 Tier 2: The second major tier of advertising at the GW4 Tier 2 project is unveiled, with the unveiling of Cavium’s new N-Scale ARM®-A57 ThunderX2™ Server Processor. The processor is purpose-built for memory-intensive HPC workloads and delivers up to 25 percent more memory bandwidth than today’s industry standard servers. The processor also provides access to HPE’s partnership ecosystem delivering key HPC components including Red Hat® Enterprise Linux® 5, SUSE® Linux Enterprise Server for ARM, and integrated with support provided by the open-source community.
Programing models

MVAPICH 2.3 – works on ARMv8
MPICH 3.3b – works on ARMv8
Open MPI 3.x – works on ARMv8
OSHMEM – work on ARMv8
HPE Comanche (Apollo 70) with Cavium Thunder X2 SINGLE core, Mellanox ConnextX-4 100Gb/s (EDR) - Bandwidth

MPI Bandwidth

Higher is better
HPE Comanche (Apollo 70) with Cavium Thunder X2, Mellanox ConnectX-4 100Gb/s (EDR) – Latency/Ping Pong

Lower is better
HPE Comanche (Apollo 70) with Cavium Thunder X2, Mellanox ConnectX-4 100Gb/s (EDR) – MPI Message Rate (28 cores)
MVAPICH Update
Building with Arm compiler

Example:

my_cc=armclang
my_cxx=armclang++
my_fc=armflang

../configure CC=${my_cc} CXX=${my_cxx} F77=${my_fc} FC=${my_fc} --prefix=$INSTALL_DIR --with-device=ch3:mrail --with-rdma=gen2 --enable-cxx --enable-fc

Post configure fix for libtool (it does not get the right flags for armflang):

sed -i -e 's#wl=##' libtool
sed -i -e 's#pic_flag=##' libtool

Arm Allinea Studio 18.4 release is now available on developer.arm.com
Weakly Ordered Memory Model

Weakly ordered memory access means that changes to memory can be applied in any order as long as single-core execution sees the data needed for program correctness.

Benefits:

- The processor can make many optimizations to reduce memory access
  - This has power (pushing bits is expensive) and memory bandwidth benefits
- The optimizations are transparent to single-core execution

Challenges:

- Synchronization of data between cores must be explicit
- Popular legacy architectures (EG: x86_64, x86) provide “almost” strongly ordered memory access
  - This means that existing multi-core codes may be dependent on strongly ordered accesses
Memory Barriers on Arm

Memory Barriers

- Multithread environment
- Software-hardware interaction
- You can “fish” for these bugs in MPI implementations around Eager-RDMA and shared memory protocols

Memory barrier example:

DMB ISHST

```
if (shm->local_rank == root)
    #if defined(_ENABLE_CUAD_
        if (rdma_enable_CUDA) {
            MPIR_Locallcopy(buf, shm->queue[root].shm_slots[shm->queue[root].shm_slot_index]->buf, shm->queue[root].shm_slot_index->type);
        } else {
            WRITEBAR();
            shm->queue[root].shm_slots[shm->queue[root].shm_slot_index]->psn = shm->write;
        }
    } else {
        while (shm->queue[root].shm_slot_index->psn != shm->read) {
            if (nspin % mv2_shm_bcast(shm->info_t * shm, char *buf, int len, int root)
                mv2_shm_progress(nspin);
            } else {
                if (rdma_enable_CUDA) {
                    MPIR_Locallcopy(buf, shm->queue[root].shm_slots[shm->queue[root].shm_slot_index]->buf, len, MPI_BYTE,
                } else {
                    shm->queue[root].shm_slots[shm->queue[root].shm_slot_index]->psn = shm->write;
            }
            if (rdma_enable_CUDA) {  
                MPIU_Memcopy(buf, shm->queue[root].shm_slot_index->buf, shm->queue[root].shm_slot_index->type);
            } else {
                /* node-level leader, and the root of the bcast */
                MPIU_Memcopy(buf, shm->queue[root].shm_slots[shm->queue[root].shm_slot_index]->buf, len);
                WRITEBAR();
                shm->queue[root].shm_slots[shm->queue[root].shm_slot_index]->psn = shm->read;
                WRITEBAR();
                shm->queue[root].shm_slots[shm->queue[root].shm_slot_index]->tail_psn = (volatile uint32_t *)
```
OSU MVAPICH BCAST (448 processes)
OSU MVAPICH Barrier (448 processes)
Juno

- 1x GIGABYTE R270-T64 Chassis
  - 2 x Cavium ThunderX 48-core ARM processors
  - Memory: 64GB DDR4 2400 MHz
  - Mellanox ConnectX-4 EDR 100Gb/s InfiniBand/VPI adapter
  - SSD 480GB SATA 3
- 2x GIGABYTE MT30-GS0 Chassis
  - 1x Cavium ThunderX 32-core ARM Processor
  - Memory: 128GB DDR4 2400 MHz
  - Mellanox ConnectX-5 EDR 100Gb/s InfiniBand/VPI adapter
  - SSD 1TB SATA 3

Switch: Mellanox Switch-IB 2 SB7800 36-Port 100Gb/s EDR InfiniBand switches

Apply for System Access

HPCAC - http://hpcadvisorycouncil.com/
Thank You!
Danke!
Merci!
谢谢!
ありがとうございます!
Gracias!
Kiitos!
감사합니다
धन्यवाद
Backup